"Contents of the EBM destination enable register" (APP/LHK)

View Options: (help)

Focus:	Maintenance / Operation
Structures:	Abstract / Concrete

Ancestry:

0x000	pkt	DiagPigStatus
0x038	bf	EBMdestination EBMdestination

Definition:

Alignment:	4-byte boundary
APID:	692/0x2B4
Attribute(s):
C type:	unsigned int
Length:	32 bits (4 bytes)
Offset:	0x038

Description:

Contents of the EBM destination enable register

Layout: (hide detail; help)

Start	Stop	Size		Item Type and Name
0	0	1		status status
1	1	1		Padui1 spare0
2	2	1		enable epu2DatBcst
3	3	1		enable epu1DatBcst
4	4	1		enable epu0DatBcst
5	5	1		enable siu1DatBcst
6	6	1		enable siu0DatBcst
7	7	1		enable siuEDatBcst
8	15	8		Padui8 spare1
16	17	2		Padui2 spare2
18	18	1		enable epu2EvtBcst
19	19	1		enable epu1EvtBcst
20	20	1		enable epu0EvtBcst
21	21	1		enable siu1EvtBcst
22	22	1		enable siu0EvtBcst
23	23	1		enable siuEEvtBcst
24	25	2		Padui2 spare3
26	26	1		enable epu2EvtRR
27	27	1		enable epu1EvtRR
28	28	1		enable epu0EvtRR
29	29	1		enable siu1EvtRR
30	30	1		enable siu0EvtRR
31	31	1		enable siuEEvtRR

EBMdestination (bf)
|  status status (0)
|  Padui1 spare0 (1)
|  enable epu2DatBcst (2) ... siuEDatBcst (7)
|  Padui8 spare1 (8-15)
|  Padui2 spare2 (16-17)
|  enable epu2EvtBcst (18) ... siuEEvtBcst (23)
|  Padui2 spare3 (24-25)
|  enable epu2EvtRR (26) ... siuEEvtRR (31)

typedef struct _LHK_EBMdestination_Bfl {

    #if ENDIANNESS_IS_BIG

    /* Readout status (ADC or switch) */
    unsigned int         status:1;

    /* Explicit 1 bit pad in unsigned int */
    unsigned int         spare0:1;

    /* An enable bit (disabled/enabled) */
    unsigned int         epu2DatBcst:1;

    /* An enable bit (disabled/enabled) */
    unsigned int         epu1DatBcst:1;

    /* An enable bit (disabled/enabled) */
    unsigned int         epu0DatBcst:1;

    /* An enable bit (disabled/enabled) */
    unsigned int         siu1DatBcst:1;

    /* An enable bit (disabled/enabled) */
    unsigned int         siu0DatBcst:1;

    /* An enable bit (disabled/enabled) */
    unsigned int         siuEDatBcst:1;

    /* Explicit 8 bit pad in unsigned int */
    unsigned int         spare1:8;

    /* Explicit 2 bit pad in unsigned int */
    unsigned int         spare2:2;

    /* An enable bit (disabled/enabled) */
    unsigned int         epu2EvtBcst:1;

    /* An enable bit (disabled/enabled) */
    unsigned int         epu1EvtBcst:1;

    /* An enable bit (disabled/enabled) */
    unsigned int         epu0EvtBcst:1;

    /* An enable bit (disabled/enabled) */
    unsigned int         siu1EvtBcst:1;

    /* An enable bit (disabled/enabled) */
    unsigned int         siu0EvtBcst:1;

    /* An enable bit (disabled/enabled) */
    unsigned int         siuEEvtBcst:1;

    /* Explicit 2 bit pad in unsigned int */
    unsigned int         spare3:2;

    /* An enable bit (disabled/enabled) */
    unsigned int         epu2EvtRR:1;

    /* An enable bit (disabled/enabled) */
    unsigned int         epu1EvtRR:1;

    /* An enable bit (disabled/enabled) */
    unsigned int         epu0EvtRR:1;

    /* An enable bit (disabled/enabled) */
    unsigned int         siu1EvtRR:1;

    /* An enable bit (disabled/enabled) */
    unsigned int         siu0EvtRR:1;

    /* An enable bit (disabled/enabled) */
    unsigned int         siuEEvtRR:1;

    #elif ENDIANNESS_IS_LITTLE

    /* An enable bit (disabled/enabled) */
    unsigned int         siuEEvtRR:1;

    /* An enable bit (disabled/enabled) */
    unsigned int         siu0EvtRR:1;

    /* An enable bit (disabled/enabled) */
    unsigned int         siu1EvtRR:1;

    /* An enable bit (disabled/enabled) */
    unsigned int         epu0EvtRR:1;

    /* An enable bit (disabled/enabled) */
    unsigned int         epu1EvtRR:1;

    /* An enable bit (disabled/enabled) */
    unsigned int         epu2EvtRR:1;

    /* Explicit 2 bit pad in unsigned int */
    unsigned int         spare3:2;

    /* An enable bit (disabled/enabled) */
    unsigned int         siuEEvtBcst:1;

    /* An enable bit (disabled/enabled) */
    unsigned int         siu0EvtBcst:1;

    /* An enable bit (disabled/enabled) */
    unsigned int         siu1EvtBcst:1;

    /* An enable bit (disabled/enabled) */
    unsigned int         epu0EvtBcst:1;

    /* An enable bit (disabled/enabled) */
    unsigned int         epu1EvtBcst:1;

    /* An enable bit (disabled/enabled) */
    unsigned int         epu2EvtBcst:1;

    /* Explicit 2 bit pad in unsigned int */
    unsigned int         spare2:2;

    /* Explicit 8 bit pad in unsigned int */
    unsigned int         spare1:8;

    /* An enable bit (disabled/enabled) */
    unsigned int         siuEDatBcst:1;

    /* An enable bit (disabled/enabled) */
    unsigned int         siu0DatBcst:1;

    /* An enable bit (disabled/enabled) */
    unsigned int         siu1DatBcst:1;

    /* An enable bit (disabled/enabled) */
    unsigned int         epu0DatBcst:1;

    /* An enable bit (disabled/enabled) */
    unsigned int         epu1DatBcst:1;

    /* An enable bit (disabled/enabled) */
    unsigned int         epu2DatBcst:1;

    /* Explicit 1 bit pad in unsigned int */
    unsigned int         spare0:1;

    /* Readout status (ADC or switch) */
    unsigned int         status:1;

    #else

    #error _FILE_ ENDIANNESS NOT DEFINED

    #endif

} __attribute__((packed)) LHK_EBMdestination_Bfl;

typedef union _LHK_EBMdestination {

    /* underlying unsigned int */
    unsigned int                    ui;

    /* struct mapped bitfield */
    struct _LHK_EBMdestination_Bfl  bf;

} LHK_EBMdestination;

Fields:

enable (index)

Attribute(s):  LHKENABLESTATES

Brief:  "An enable bit (disabled/enabled)"

Instance(s):  epu0DatBcst, epu0EvtBcst, epu0EvtRR, epu1DatBcst, epu1EvtBcst, epu1EvtRR, epu2DatBcst, epu2EvtBcst, epu2EvtRR, siu0DatBcst, siu0EvtBcst, siu0EvtRR, siu1DatBcst, siu1EvtBcst, siu1EvtRR, siuEDatBcst, siuEEvtBcst, siuEEvtRR

An enable bit (disabled/enabled)

Padui1 (index)

Attribute(s):  

Brief:  "Explicit 1 bit pad in unsigned int"

Instance(s):  spare0

Explicit 1 bit pad in unsigned int

Padui2 (index)

Attribute(s):  

Brief:  "Explicit 2 bit pad in unsigned int"

Instance(s):  spare2, spare3

Explicit 2 bit pad in unsigned int

Padui8 (index)

Attribute(s):  

Brief:  "Explicit 8 bit pad in unsigned int"

Instance(s):  spare1

Explicit 8 bit pad in unsigned int

status (index)

Attribute(s):  LHKSETTLESTATES

Brief:  "Readout status (ADC or switch)"

Instance(s):  status

Readout status. If set, read out failed for the designated ADC/switch.