


GLAST Large Area Telescope

**Instrument Flight Software
EM2 Design Review
26 February 2004**

Primary Boot Code (PBC)


**D.Wood
Naval Research Laboratory / Praxis, Inc.**

dwood@xip.nrl.navy.mil




Summary of PBC Requirements

- All PBC code and data shall reside in the RAD750 SUROM.
- The PBC code load shall support the SIU and EPU.
- The PBC shall use minimal processor resources.
- PBC shall initialize the RAD750 CPU, memory controller, and PCI bridge to a known state.
- PBC shall attempt to execute SBC if no commands are received on the external interface after 10 minutes from reset.
 - **This requirement is currently under review**
- The PBC shall provide the capability to reload the SIB EEPROM.
- The PBC shall generate housekeeping telemetry.
- The PBC shall process the SIANCILLARY command packet from the spacecraft for timing.
- The PBC shall recover from errors and exceptions.
- The PBC shall automatically dump the boot diagnostics to HKP telemetry
- Detailed requirements are kept in [LAT-TD-1806](#).




Bridge Chip Initialization

- The bridge chip contains an embedded micro-controller (EMC) used to initialize the PPCI bridge chip.
- The EMC code is resident in the SUROM.
- The EMC software configures the PPCI bridge chip memory controller and PCI interface and starts the PPC processor.
- The EMC software also provides exception and error processing support, including the watchdog timer.
- Based on BAE SUROM with GLAST specific changes:
 - Removed EMC-driven DMA service.
 - Turn on memory scrubber in EMC.
 - Removed X2000 SAVE_RAM feature.
 - Change RAM initialization to match PBC needs (first 8 megabytes).
 - Initialize EMC watchdog timer to known value.




Power PC Processor Initialization

- **First code to run on Power PC.**
- **Written in PPC assembly language.**
- **Overview of processing:**
 - **Setup memory management unit. The PPC 4 DBATS are used to cover RAM, PPCI registers, PCI memory and SUROM.**
 - **Configure PPC processor features.**
 - **Test 8 MB RAM used by PBC on cold boot. Attempt one level of remediation if failures are detected.**
 - **Test 128MB RAM used by application on request. Attempt one level of remediation if failures are detected.**
 - **Copy PBC data segment from SUROM to RAM.**
 - **Initialize BSS segment and stack.**
 - **Start boot shell (first C code).**




Memory Test

- **Memory tested in 4 segments: Boot Diagnostics Area, Low Boot Memory, High Boot Memory and Application Memory.**
- **Tests memory addressing of each 32-bit value and each bit in each memory location.**
- **On first failure, RAD750 PID is set to indicate failure, the spare nibble column is swapped in and the test is restarted.**
- **On second failure, after remediation, the PID remains set, the test stops and returns to attempt to run PBC code.**
- **Test results are stored in Boot Diagnostics Area.**
- **Remediation swaps spare SDRAM byte column at the expense of the SDRAM EDAC capabilities**




Boot Shell Configuration

- **The PBC code is required to support the EPU and SIU on a single flight load. The "personality" of the machine is stored in a special area in SUROM. The PBC code will use this value to choose which interface (1553 or LCB) to use for command and telemetry interface.**
- **The PBC code will configure the devices on the PCI bus.**
- **Based on the personality stored in SUROM, the PBC will configure the appropriate interface for use as the command and telemetry link.**



Boot Shell


- **Boot shell is main command processing code.**
- **Polls active communications interface for commands.**
- **Sends boot housekeeping telemetry**
 - **When scheduled on 1553 interface**
 - **Every 250ms on LCB interface**
- **Implements initial command timeout period. If no command is received in 10 minutes after boot, PBC will proceed to secondary boot.**



Boot File Operations


- **PBC provides access to load the 6 boot file objects as shown here.**
- **Access to TFFS file system is not provided by PBC.**
- **No file dump capability is provided, memory dump operations are available to dump file data.**


File Number	Description
0	Primary boot RTOS SDRAM Buffer
1	Second stage boot module 0 SDRAM buffer
2	Second stage boot module 1 SDRAM buffer
3	SIB EEPROM boot partition RTOS file
4	SIB EEPROM boot partition second stage boot module 0 file
5	SIB EEPROM boot partition second stage boot module 1 file



File Load State Machine


- PBC uses the same state machine for file load as the application code.






Memory Load and Dump

- **PBC provides the capability to load data to memory mapped devices (RAM, EEPROM, PPCI registers and PCI memory), PCI device headers and PPC processor registers.**
- **PBC provides the capability to dump data from memory mapped devices, PCI device headers and PPC processor registers.**
- **No state machine for memory load, data is committed upon acceptance of memory load command.**
- **Memory dump data is split up and inserted into boot housekeeping telemetry packets.**



Power PC Exception Processing


- **PBC provides two sets of PPC exception vectors: ROM based and RAM based.**
- **ROM based exceptions are used until the PBC boot shell is initialized and configured. These exception vectors record the exception information in the boot diagnostics region and attempt to "plow through" the problem.**
- **RAM based exceptions are installed at boot shell initialization and used after boot shell is configured. These exception vectors record the exception information in the boot diagnostics region and reset the PBC code.**
- **Two sets of critical errors are implemented by the RAD750 as interrupts: PCI bus errors and memory controller errors. This requires PBC to enable these interrupts and process them as exceptions.**



Boot SUROM Memory Map

- **SUROM contains all EMC and PPC code & data.**
- **PPC data is copied to RAM at initialization.**
- **PBC personality data stored in SUROM.**


EMC Vector Table	FFF00000
EMC Reset Stub	FFF00020
PPC Reset Stub	FFF00100
PPC Boot Exception Vectors	FFF00200
EMC Startup and Vector Code	FFF01000
PPC Primary Boot Code Segment (.text and .rodata)	FFF02000
PPC Primary Boot Initialized Data Segment (.data)	<i>etext</i>
Unused	<i>FFF20000 (estimated)</i>
PBC Personality Data	<i>FFF3FC00</i>




Boot RAM Memory Map


- PBC limited to first 8 megabytes of memory.
- Provides storage for:
 - Ram exception vectors
 - Boot diagnostics region
 - File upload buffers
 - Dynamic allocation heap
 - PBC code program data (copied from SUROM at initialization)
 - Hardware I/O buffers
- Dynamic allocation needed by decompression routines. Allocation is "one way" only (i.e no recovery of resources).
- All other memory reserved by RTOS and application code.

Reserved	00000000
Boot Shell Reset Vector	00000010
Boot Shell Exception Vectors	00000200
Boot Code Stack	00001000
EMC Parameter Region	0000FF00
Boot Diagnostics Region	0000FF80
Second Stage Boot RAM Module 0	00010000
Second Stage Boot RAM Module 1	00020000
VxWorks RTOS Load Region	00030000
Boot Shell File Upload Buffer	00200000
Boot Code Program Data	00300000
I/O Output Buffer	00320000
I/O Input Buffer	00321000
Boot Shell Memory Heap	00322000
LCB Input Ring Buffer	00400000
	007FFFFF




Boot States





Boot Telecommands


APID	Func Code	Description
0x640	0	Boot Start
	1	Boot Reset
	2	Boot Error Dump
	3	Boot RTOS Execute
0x641	0	File Upload Start
	1	File Upload Cancel
	2	File Upload Commit
	3	File Upload Data
0x642	0	Memory Write
0x644	0	Memory Data Dump
	1	Memory Dump Cancel



Boot Housekeeping Telemetry


- Boot sends out one telemetry packet 4 times per second.
- Contains command, file load and boot state information.
- Contains boot error codes.
- Contains memory dump data.
- Currently contains 28 bytes reserved for expansion. If not used, this area will be allocated to memory dump data.

Offset	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	
0	Version=0				T=0	SH=1	APID = 0x200									
2	SF=3		Sequence Count													
4	Packet Length = 109															
6	Timestamp Seconds MSW															
8	Timestamp Seconds LSW															
10	Timestamp Sub-Seconds MSW = 0															
12	Timestamp Sub-Seconds LSW = 0															
14	Boot Software Mode															
16	Total Error Count															
18	Queued Error Count															
20	Error Word MSW															
22	Error Word LSW															
24	Telecommand Packet Receive Count															
26	Boot Operational Telecommand Accept Count															
28	File Management Telecommand Accept Count															
30	Boot Operational Telecommand Sequence Count															
32	File Management Telecommand Sequence Count															
34	File Upload State															
36	File Upload Packet Count															
38	File Upload Error MSW															
40	File Upload Error LSW															
42																
44																
46																
48																
50																
52																
54																
56																
58																
60																
62																
64																
66																
68																
70																
72																
74																
76	Memory Dump Word Count															
78	Memory Dump Address MSW															
80	Memory Dump Address LSW															
82	Memory Dump Word 0 MSW															
84	Memory Dump Word 0 LSW															
86	Memory Dump Word 1 MSW															
88	Memory Dump Word 1 LSW															
90	Memory Dump Word 2 MSW															
92	Memory Dump Word 2 LSW															
94	Memory Dump Word 3 MSW															
96	Memory Dump Word 3 LSW															
98	Memory Dump Word 4 MSW															
100	Memory Dump Word 4 LSW															
102	Memory Dump Word 5 MSW															
104	Memory Dump Word 5 LSW															
106	Memory Dump Word 6 MSW															
108	Memory Dump Word 6 LSW															
110	Memory Dump Word 7 MSW															
112	Memory Dump Word 7 LSW															
114	[HKP Packet Checksum]															




PBC Configuration Management

- PBC package contains the following functionality:
 - EMC Initialization / PPC Initialization / Memory Test
 - Exception Vectors
 - Boot Shell Command and Telemetry
- PBC package depends of the following packages/constituents
 - VXW (headers files only)
 - PBI (header files only)
 - PBS (pbs_boot)
 - ZLIB (zlib_inflate_boot)
 - CCSDS (ccsds_pkt_boot)
 - FILE (file_hdr_boot & file_upl_boot)
 - MEM (memboot)
 - CTDB (sumt_rt_poll_sib_boot)
 - LCB (lcbp)




Development Environment

- **Using GNU tools as supplied by Wind River on a Sun workstation for PPC assembly and C development.**
- **Using EMC tools as supplied by BAE for EMC code development.**
- **Using Corelis in-circuit emulator for instruction level debugging on PPC processor (source-level debugging has been problematic)**
- **Using Corelis emulator and a combination of BAE supplied and NRL created tools to program the SUROM.**
- **Spacecraft Instrument Interface Simulator available for testing the 1553 interface.**



Boot Code Test Approach


- **Intrusive testing for low-level features (e.g. memory test, processor initialization, exception processing) will be done with emulator.**
- **1553 interface testing will be done with the SIIS. All functions that can be stimulated and verified over the command and telemetry interface will be done in this manner.**
- **Testing on the LCB interface is TBD.**
- **There will be a test case mapped to each detailed requirement that is specified in section 0.1 of the Primary Boot Code Document (LAT-TD-01806).**



Status


- **PBC package is in development and should be ready for testing in April.**
- **pbs_boot, zlib_inflate_boot, ccscds_pkt_boot, file_hdr_boot, sumt_rt_poll_sib_boot constituents all have been integrated.**
- **Memory package (load and dump) is designed and being implemented.**
- **File load package is designed, implemented, and ready for integration.**

- **We currently have functional boot code that initializes the RAD750, generates telemetry, accept commands and successfully executes secondary boot stored in SIB EEPROM.**



Issues

- **EPU test approach at NRL - how will a system level test be implemented and executed over the LCB interface?**
- **Memory test validation - how do we get enough confidence that memory test works? (we may have an option to try our PBC code on a broken RAD750 with bad memory from the SECCHI project)**
- **How soon can we execute and test the PBC code on a flight RAD750? We may find that the RAD750 evaluation board behaves differently than the RAD750 flight article**
 - **First flight article RAD750 expected end of May**



Forward Work

- **Integrate file load package.**
- **Implement EEPROM commit functionality.**
- **Implement configuration based on PBC personality.**
- **Add memory and PCI exception processing**
- **Integrate PBC with LCB Driver.**
- **Write the PBC test plan.**
- **Execute the PBC test plan.**
- **Estimated completion date: March/April.**