
CorePCI Target, Master, and Master/Target

Version 5.21 User's Guide



Windows and UNIX Environments

Actel Corporation, Sunnyvale, CA 94086

© 2000 Actel Corporation. All rights reserved.

Printed in the United States of America

Part Number: 5029114-3

Release: September 2000

No part of this document may be copied or reproduced in any form or by any means without prior written consent of Actel.

Actel makes no warranties with respect to this documentation and disclaims any implied warranties of merchantability or fitness for a particular purpose. Information in this document is subject to change without notice. Actel assumes no responsibility for any errors that may appear in this document.

This document contains confidential proprietary information that is not to be disclosed to any unauthorized person without prior written consent of Actel Corporation.

Trademarks

Actel and the Actel logo are registered trademarks of Actel Corporation.

Adobe and Acrobat Reader are registered trademarks of Adobe Systems, Inc.

All other products or brand names mentioned are trademarks or registered trademarks of their respective holders.

Table of Contents

	Introduction	ix
	Document Organization	ix
	Document Assumptionsx
	Document Conventionsx
	CorePCI Documentation	xi
	Actel Manuals	xi
1	Macro and Test-Bench Descriptions	15
	Macro Description	15
	VHDL Test-Bench Description	20
	Macro and Test-Bench File Information	22
2	Design Flow	31
	Supported Design Flows	31
	Design Flow Overview	31
	Create Your Own CorePCI Application	33
3	Customizing	37
	General Configuration	37
	Configuration Registers	38
	Memory and I/O Address Space	39
	Target+DMA Settings	40
	Back-End Interface Data Flow Customizing	40
4	Behavioral Simulation	43
	Compiling a VITAL VHDL Library for ModelSim	43
	Simulating the CorePCI Macros Using ModelSim	44
	Simulating the CorePCI Macros Using VeriBest	47

5	Synthesis	49
	Naming Conventions	49
	General Synthesis Guidelines	49
	Synthesizing Using Synopsys	50
	Synthesizing Using Synplicity	52
	Synthesizing Using Exemplar	54
6	Design Layout	55
	Compiling an A54SX or A54SX-A Design	55
	Assigning Pins	56
	Design Layout for the A54SX Family	57
	Compiling a ProASIC Design	58
7	Static-Timing Analysis	61
	Verification of SX/SX-A Timing	61
	Verification of ProASIC Timing	63
	Timing Simulation	64
A	CorePCI 5.2 Test Bench	65
	Hierarchy of Test Bench	65
	General Description of the Procedural Test Bench	67
	Testing an Application-Specific PCI Macro	76
	Command Syntax	79
	Defined Types	84
B	Product Support	91
	Actel U.S. Toll-Free Line	91
	Customer Service	91
	Customer Applications Center	92
	Guru Automated Technical Support	92
	Web Site	92
	FTP Site	92

Contacting the Customer Applications Center 93
Worldwide Sales Offices 94

List of Figures

File Organization for the CorePCI Macro	16
CorePCI HDL Organization	20
Test-Bench Organization	21
Test-Bench Block Diagram	66

Introduction

The *CorePCI Target, Master, and Master/Target User's Guide* contains information for the Actel CorePCI Target Only, Master/Target and Master Only macros. This includes macros and associated test-bench descriptions, a description of the design flow, and associated information about customizing the macro. Also included are procedures for simulating, synthesizing, placing-and-routing, and performing static-timing analysis of the macros.

Use this guide in conjunction with the *CorePCITarget, Master, and Master/Target Data Sheet*. The Data Sheet provides low-level details and functions of the macros not covered in this guide and information about the capabilities and the implementation of the macros.

Document Organization

The *CorePCI Target, Master, and Master/Target User's Guide* contains the following chapters:

Chapter 1 - Macro and Test-Bench Descriptions describes the CorePCI macros, the HDL organization of the macros, and the test-bench files included with the them.

Chapter 2 - Design Flow describes the design flow for implementing the CorePCI macros.

Chapter 3 - Customizing contains information about modifying the CorePCI macros to meet specific design criteria.

Chapter 4 - Behavioral Simulation describes the procedure for performing a behavioral simulation of the CorePCI.

Chapter 5 - Synthesis describes the procedure for synthesizing the CorePCI macros.

Chapter 6 - Design Layout describes the procedure for implementing the CorePCI macros using Designer.

Chapter 7 - Static-Timing Analysis describes the procedure for performing static-timing analysis of the CorePCI macros using the Designer Embedded Timing tool. This chapter also includes a brief section regarding where to find information about timing simulation.

Appendix A - CorePCI 5.2 Test Bench provides an overview of Actel's CorePCI test bench and a guide to modifying existing and building new procedures. It describes the hierarchy of the test bench and provides the syntax for a variety of procedures and functions.

Appendix B - Product Support provides information about contacting Actel for customer and technical support.

Document Assumptions

This document assumes the following:

1. You have installed and are familiar with the Designer Series software.
2. You have installed your HDL-synthesis and simulation software.
3. You are familiar with the VHDL or Verilog hardware description language.
4. You are familiar with UNIX workstations and operating systems or PCs and Windows operating systems.

Document Conventions

This document uses the following conventions:

Information that is meant to be input by the user is formatted as follows:

keyboard input

The contents of a file are formatted as follows:

file contents

The <act_fam> variable used in this guide represents Actel device families that support the use of the CorePCI macros. To reference an actual family, substitute the name of the Actel family when you see this variable. Families that support usage of the CorePCI macros are A500K, A54SX, and A54SX-A.

The “\$ALSDIR” variable used in this guide represents the Actel installation directory. PC users should substitute the full path name of the Actel installation directory for “\$ALSDIR” when this variable appears throughout this guide.

CorePCI Documentation

The CorePCI macros include a printed and online version of the *CorePCI Target, Master, and Master/Target User's Guide*, which contains information and procedures for using the CorePCI Target Only, Master/Target and Master Only macros. The guide is in PDF format on the CD-ROM in the “\doc” directory. To view the online manual, you must have Adobe® Acrobat Reader® installed. Actel provides Reader on the Designer CD-ROM.

Actel Manuals

The Designer Series software includes printed and online manuals. The online manuals are in PDF format on the CD-ROM in the “/manuals” directory. These manuals are also installed onto your system when you install the Designer software. To view the online manuals, you must install Adobe® Acrobat Reader® from the CD-ROM.

The Designer Series includes the following manuals, which provide additional information on designing Actel FPGAs:

Getting Started User's Guide. This manual describes the design flow and user interface for the Actel Designer Series software, including information about using the ACTgen Macro Builder.

Designer User's Guide. This manual provides an introduction to the Designer series software as well as an explanation of its tools and features.

PinEdit User's Guide. This guide provides a detailed description of the PinEdit tool in Designer. It includes cross-platform explanations of all the PinEdit features.

ChipEdit User's Guide. This guide provides a detailed description of the ChipEdit tool in Designer. It includes a detailed explanation of the ChipEdit functionality.

Timer User's Guide. This guide provides a detailed description of the Timer tool in Designer. It includes a detailed explanation of the Timer functionality.

Actel HDL Coding Style Guide. This guide provides preferred coding styles for the Actel architecture and information about optimizing your HDL code for Actel devices.

Silicon Expert User's Guide. This guide contains information to assist in the use of Actel's Silicon Expert tool.

DeskTOP Interface Guide. This guide contains information about using the integrated VeriBest[®] and Synplicity[®]CAE software tools with the Actel Designer Series FPGA development tools to create designs for Actel Devices.

Cadence[®] Interface Guide. This guide contains information to assist in the design of Actel devices using Cadence CAE software and the Designer Series software.

Mentor Graphics[®] Interface Guide. This guide contains information to assist in the design of Actel devices using Mentor Graphics CAE software and the Designer Series software.

Synopsys[®] Synthesis Methodology Guide. This guide contains preferred HDL coding styles and information to assist in the design of Actel devices using Synopsys CAE software and the Designer Series software.

Innoveda[®] eProduct Designer Interface Guide. This guide contains information to assist in the design of Actel devices using eProduct Designer CAE software and the Designer Series software.

Viewlogic[®] Powerview[®] Interface Guide. This guide contains information and procedures to assist in the design of Actel devices using Powerview CAE software and the Designer Series software.

Viewlogic[®] Workview Office[®] Interface Guide. This guide contains information and procedures to assist in the design of Actel devices using Workview Office CAE software and the Designer Series software.

VHDL Vital Simulation Guide. This guide contains information to assist in simulating Actel designs using a Vital compliant VHDL simulator.

Verilog Simulation Guide. This guide contains information to assist in simulating Actel designs using a Verilog simulator.

Activator and APS Programming System Installation and User's Guide. This guide contains information about how to program and debug Actel devices, including information about using the Silicon Explorer diagnostic tool for system verification.

Silicon Sculptor User's Guide. This guide contains information about how to program Actel devices using the Silicon Sculptor software and device programmer.

Silicon Explorer Quick Start. This guide contains information about connecting the Silicon Explorer diagnostic tool and using it to perform system verification.

Actel FPGA Data Book. This guide contains detailed specifications on Actel device families. Information such as propagation delays, device package pinout, derating factors, and power calculations are found in this guide.

Macro Library Guide. This guide provides descriptions of Actel library elements for Actel device families. Symbols, truth tables, and module count are included for all macros.

A Guide to ACTgen Macros. This Guide provides descriptions of macros that can be generated using the Actel ACTgen Macro Builder software.

Macro and Test-Bench Descriptions

This chapter contains a description of the CorePCI macros and associated test benches.

Macro Description

This guide provides information regarding nomenclature, file organization, file description, and the use of the CorePCI product in various design flows. There are also instructions on simulation, synthesis, layout, and timing verification. The document includes some technical information about macros, but the primary source for macro information is the CorePCI Datasheet.

Product Organization

The CorePCI product consists of three basic components:

1. The CorePCI VHDL macro
2. The CorePCI Verilog macro
3. The test bench used to verify functionality

The VHDL (Verilog) macro is located in the “\vhdl\src (\verilog\src)” and the “\vhdl\wrapper (\verilog\wrapper)” subdirectories.

The "src" files define the master and target functionality of the macro.

The "wrapper" files define the top- or chip-level of the macro and instantiate the master function, the target function, and the back-end function.

The test-bench files are in the “\tbench\vhdl” subdirectory. Figure 1-1 illustrates the complete file organization for the CorePCI macro.




Figure 1-1. File Organization for the CorePCI Macro

PCI Functions

There are 14 wrapper files that define the various CorePCI functions. The naming conventions are as follows:

The following four-character prefixes define the function types of the "wrapper" files: "targ," "tdma," "tmst," and "mast" (defined in Table 1-1).

The PCI target function is defined in the "target64" module and the PCI master function is defined in the "dma" module.

All wrappers instantiate the "target64" module and all but the "targ" instantiate the "dma" module.

The 32/64 value in the "wrapper" name defines the width of the PCI and back-end data bus.

Finally, the "sdram" wrappers are examples of complete CorePCI applications and include an SDRAM ("sdramctrl") and SSRAM controller. These wrappers are used in the test bench to verify the function of the macro.

The generic wrapper (i.e., no SDRAM) is the bare macro with no application-specific back end. You can use either type of wrapper as a starting point for your application-specific design.

Table 1-1. PCI "Wrapper" Functions

Prefix	Function Name	Description
targ	Target-Only	Strictly acts as target (i.e., slave) on the PCI bus.
tdma	Target+DMA	Can behave as either a target or initiator. The registers that control the initiator (i.e., master) functions are only accessible from the PCI bus via either I/O or configuration commands.
tmst	Target+Master	Can behave as either a target or initiator. The registers that control the initiator (i.e., master) functions are only accessible from the back-end bus.

Table 1-1. PCI “Wrapper” Functions

Prefix	Function Name	Description
mast	Master-Only	Strictly acts as a master (i.e., initiator) on the PCI bus. The registers that control the master functions are only accessible from the back-end bus.

For example:

- The "targ64sdram_wrp" file is a 64-bit Target-Only macro that includes an SDRAM and SSRAM controller. This file is used in the test bench for functional verification.
- The "tmst32_wrp" is a 32-bit Target+Master macro with the PCI and generic back-end signals pinned out.

The complete list of chip-level wrapper files is as follows:

```

targ32_wrp          targ32sdram_wrp
tdma32_wrp         tdma32sdram_wrp
tmst32_wrp         tmst32sdram_wrp
targ64_wrp         mast64sdram_wrp
tdma64_wrp        targ64sdram_wrp
tmst64_wrp        tdma64sdram_wrp
mast32sdram_wrp   tmst64sdram_wrp
    
```

The source files for the "target64" component are in the “\vhdl\src” and “\verilog\src” subdirectories. The source files for the "dma" component are in the “\vhdl\src\tdma (\verilog\src\tdma)” subdirectory. Low-level, family-specific components are defined in the “\lib_sx, \lib_pa,” and “\lib_rtl” subdirectories.

Synthesis Scripts

A variety of sythesis scripts are also included to simplify using CorePCI. They use the same naming conventions as the wrappers. Since you can map the CorePCI macro into either the A54SX (SX) or the ProASIC

A500K (PA) families, the family-specific scripts include a prefix of "sx" or "pa" to distinguish between the two.

Test Bench

The CorePCI test bench tests each of the functions using the "sdram" wrapper files. The source for the test bench is in the "\tbench\vhdl" subdirectory. The models for the SDRAM and SSRAM used by the test bench are in the "\tbench\micron" subdirectory. A detailed description of the test bench is in Appendix A.

HDL Organization

The functional HDL models of the macros are written in generic VHDL and Verilog and allow easy customization of the macro. Refer to the *CorePCI Target, Master, and Master/Target User's Guide* Data Sheet for additional information. Figure 1-2 on page 20 illustrates the organization of the CorePCI model.

A top-level wrapper is used to merge the "target64," "dma" (used for Target+DMA and Master-Only), and the back-end control logic (for example, an SDRAM controller). As illustrated, the "target64" is composed of 6 functional blocks plus the "TARGPACK," which is used for setting the customization constants.

"Dataphase" and "add_phase64" provide state-machine control for the CorePCI Target.

"Datapath" consists of the logic that steers data and address between the PCI bus and the back end.

"Config" contains the configuration registers and "parity64" is responsible for the generation and checking of parity.

"Addr_cntr64" loads and increments the address counter and configuration pointer.

"Burst64" controls the flow of data between the PCI bus and the back end.

For Target-Only functions, the "dma" module is not required. For Master-Only, the "config" block in "target64" is not needed. For Target+DMA and Master/Target macros, all modules are required.




Figure 1-2. CorePCI HDL Organization

VHDL Test-Bench Description

The PCI test bench consists of a master controller, a PCI monitor, an arbiter, and devices under test. The master model is used for generating configuration cycles and for performing basic read-and-write tests of the macro when operating as a PCI target. The PCI monitor checks for and flags abnormal PCI bus activity. The arbiter determines PCI bus ownership. You can use the test bench for behavioral or timing simulation and modify the test bench to test any custom functions added to the macros.

Figure 1-3 illustrates the organization of the test bench.




Figure 1-3. Test-Bench Organization

When you first invoke the test bench, the master (`mast_cfg64`) does a configuration cycle to PCI slots 1-6 to determine which slots are occupied, which type of macro is used (Target-Only, Master/Target, or Master-Only), and which base-address registers are enabled. The test bench then uses this information to perform a variety of tests described in the following section.

The test-bench master is a dynamic 32-bit or 64-bit master. The master always attempts to run 64-bit transfers for memory-burst transactions; however, it automatically defaults to a 32-bit transfer if the addressed device does not respond with an `ACK64n`. All I/O and configuration cycles are 32-bit.

There are two basic configurations for the test bench included with the CorePCI product:

The first configuration, the 32-bit test (`system32`), puts a 32-bit Target macro in slots 2 and 3, a 32-bit Target+DMA macro in slot 4, a Target+Master in slot 5, and a 32-bit master in slot 6.

The second configuration, the 64-bit test (system64), puts a 64-bit Target macro in slots 2 and 3, a 64-bit Target+DMA macro in slots 4, a 64-bit Target+Master in slot 5, and a 64-bit master in slot 6.

These configurations quickly test a variety of macro combinations. The user is free to add or delete macros from the slots and the test bench should still run correctly.

Macro and Test-Bench File Information

The PCI macros and test benches consist of a variety of files. This section describes the files and the directory structure for the macros and test benches. The test benches are designed to work with the directory structure that Actel has created. Actel recommends that you maintain the directory and file structure described in this section.

“\vhd\src” and “\verilog\src” Directories

These directories contain the VHDL and Verilog source files and directories with source files for the Target, Master and Target/Master macros. The “target64,” “add_phase64,” “datapath,” “config,” “addr_cntr64,” and “parity64” signals are generic to both the Target and Master functions. The “targpacks” are custom for the various CorePCI functions and are in the “\tdma,” “\master”, and “\target” subdirectories:

target64.vhd target64.v	Top level of the Target macro that interconnects all the lower-level blocks.
master_target.vhd master_target.v	This master_target file is equivalent to the target64 except that the config module is eliminated. This module is only used in Master-Only functions.
targpack.vhd targpack.v	Customization package that contains user-configurable values to set the address widths, PCI-configuration space values, etc. File defining configuration space-ID-constant values.
addr_cntr64.vhd addr_cntr64.v	Loads and increments the address counter and configuration pointer.

add_phase64.vhd add_phase64.v	Address phase state machine. This logic monitors the PCI bus and determines if the device is being addressed.
datapath.vhd datapath.v	Main data path for the PCI macro.
burst64.vhd burst64.v	State machine that controls the flow of data between the back end and the PCI bus.
config.vhd config.v	PCI-configuration register logic.
dma.vhd dma.v	DMA master state machine that controls all DMA interactions and direction.
dma_reg.vhd dma_reg.v	DMA register information including the PCI Start Address, the RAM (or back-end) Start Address, and the DMA Control register.
parity64.vhd parity64.v	Parity generation and check logic.

**“\vhdl\lib_sx, \vhdl\lib_pa, \verilog\lib_sx, \verilog\lib_pa”
Directories**

Several low-level instantiated blocks are used in the CorePCI macros. These blocks are necessary because synthesis tools are unable to meet PCI performance requirements using generic VHDL or Verilog code. These blocks are shown in the following table:

cbe_par.vhd cbe_par.v	Parity generation logic.
cm8d.vhd cm8d.v cm8dp.vhd cm8dp.vcm cm8dx.vhd cm8dx.v	Special multiplexed flip-flop. This function is used extensively in the burst state machine to help control setup for IRDYN and FRAMEN.

datapath_registers.vhd datapath_registers.v	The data-path registers for the CorePCI macro. This logic provides the data path between the PCI bus and the back-end logic.
mux4_8.vhd mux4_8.v	An 8-bit, 4:1 mux.

“\vhdl\src\s dram” or “\verilog\src\s dram” Directory

This directory contains the SDRAM back-end controller.

“\vhdl or verilog\synopsys” Directory

This directory contains Synopsys-related compilation files for the CorePCI macro.

“\vhdl or verilog\synplicity” Directory

This directory contains Synplicity-related compilation files for the CorePCI macro.

“\vhdl or verilog\exemplar” Directory

This directory contains Exemplar-related compilation files for the CorePCI macro.

“\layout\a54sx” Directory

This directory contains Designer-related databases for A54SX and A54SX-A implementations of the CorePCI macro.

“\layout\a500k” Directory

This directory contains ASICMaster-related files for A500K implementations.

“\doc” Directory

This directory contains the documentation for the CorePCI macro.

“\tbench\mti_sx, and mti_pa” Directory

This directory contains MTI do files to compile the test bench.

vhdl_macros32.do vhdl_macros64.do	Scripts to compile the VHDL 32-bit or 64-bit CorePCI macros. This includes the Target-Only, Master-Only, Target+DMA, and Target/Master.
vhdl_setup.do	Script to set up the library environment for VHDL simulation
verilog_macros32.d o verilog_macros64.d o	Scripts to compile the VHDL 32-bit or 64-bit CorePCI macros. This includes the Target-Only, Master-Only, Target+DMA, and Master/Target.
verilog_setup.do	Script to set up the Verilog library environment and compile the Verilog libraries.
comptb32.do	Script to compile the 32-bit PCI test.
comptb64.do	Script to compile the 64-bit PCI test.
run.do	Script to run the test bench.
wave.do	Top-level test-bench ports for waveform display.

“\tbench\veribest_sx, and veribest_pa” Directory

This directory contains VeriBest batch files to compile the test bench.

vhdl_macros32.bat vhdl_macros64.bat	Scripts to compile the VHDL 32-bit or 64-bit CorePCI macros. This includes the Target-Only, Master-Only, Target+DMA, and Master/Target.
vhdl_setup.bat	Script to set up the library environment for VHDL simulation
comptb32.bat	Script to compile the 32-bit PCI test.
comptb64.bat	Script to compile the 64-bit PCI test.

“\tbench\vhdl” Directory

This directory contains the HDL files for the test bench.

system32.vhd	Top-level test bench containing the 32-bit PCI macro instances.
system64.vhd	Top-level test bench containing the 64-bit PCI macro instances.
mast_cfg64.vhd	64-bit Master PCI model to initiate the tests, etc.
pci64_mon.vhd	PCI bus monitor that detects basic protocol errors and displays the PCI cycles.
arbiter.vhd	Basic PCI bus arbiter allowing the multiple masters to share the PCI bus.
misc.vhd	Package of support procedures.
pci_pack.vhd	Package of PCI formats and conversion functions.
mcfgpack.vhd	Package of procedures to perform read-and-write cycles.
components.vhd	Package of top component definitions.
be_control.vhd	Special test-bench block used to control back-end signals like the interrupt, ready, and error signals.
io_block.vhd	32-bit SRAM used in the test bench to exercise the base address register 1 logic.
startup_pack.vhd	Test routines to determine the existence and type of macros present.
sdram_mu.vhd	Micron SDRAM model (located in the “\tbench\micron\sdram” directory).
components32_wrp.vhd components64_wrp.vhd	Component packages for the top-level CorePCI macros used in the test bench.
tests_t1.vhd	Package of tests, mainly target based.

tests_t2.vhd	Package of tests, mainly target based.
tests_t3.vhd	Package of tests, complex DMA and Master tests.

Tests Carried Out

The test bench tests basic PCI configuration reads, configuration writes, memory reads, memory writes, and DMA transfers. The top-level module of the test bench is called “system.” Two “target” or “targdma” macros are instantiated in the test bench with instance names SLOT2, and SLOT3 for “target” or SLOT4, and SLOT5 for “targdma.” Each “target” or “targdma” has an SDRAM mapped to base-address register 0 and an SRAM module mapped to base-address register 1 on the back end. The following is a list of functions the current version of the test bench simulates. Detailed information on tests is provided in Appendix A.

Target-Only and Target+DMA Tests

1. The PCI configuration space is read and checked so that it matches the expected values at reset.
2. The PCI macro is configured and reread to verify the configuration write cycles.
3. The PCI configuration Command and Status register DWORD is written and read using byte transfers to verify the byte-enable logic.
4. A simple burst-transfer write followed by read-transfer cycles are carried out using zero-wait state-transfer modes.
5. A PCI cycle with an address-phase parity error is generated. The test bench verifies that the target ignores the request and registers the parity error in its status register.
6. Various read-and-write memory cycles are carried out with different burst lengths and different master transfer rates (IRDYn inactive). All the data writes are verified by rereading the test data that has pattern changes with every cycle.
7. PCI I/O read-and-write cycles are carried out. The operation of the I/O decode logic is tested.

8. The system-interrupt logic for the macro is tested. This test checks the external interrupt-control bits in the DMA control register and checks to verify that the EXT_INT pin will cause the PCI INTAn signal to become active.
9. Read-and-write memory transfers are carried out with data-parity errors. The PCI command and status configuration bits relating to parity are tested.
10. Multiple read-and-write transfers are carried out, with assorted burst lengths with both master IRDYn and BE_RDY deassertions to verify that no data corruption occurs.
11. Target abort test. The back end asserts the ERROR signal, which should initiate a Target abort cycle on the PCI bus.
12. Target retry and disconnect without data test. For the retry test, the BE_REQ signal is asserted prior to a transaction and gains control of the back end. When a PCI cycle is run to the Target, a PCI retry cycle should be performed. For the disconnect with data, a PCI burst transaction is initiated. At some point, the RD_BE_RDY\WR_BE_RDY signals are deasserted. The controller then times out (after 8 cycles) and performs a PCI disconnect cycle.

Target+DMA Tests Only

1. A simple DMA master transfer between the two targets is carried out. Both DMA read-and-write transfers are carried out.
2. DMA master transfers are started and at the same time the test bench polls the DMA status registers within the macro. During this test, the macro is simultaneously carrying out DMA cycles and having its status registers read.
3. Multiple DMA master transfers are carried out with various lengths to verify that the correct numbers of DWORDS are transferred during a DMA cycle. This test is carried out in zero-wait state-transfer mode.
4. DMA master transfer cycles are carried out with short bus-grant periods. This causes the DMA master to stop the transfer and restart it. The target macro in the transfer will also issue a target disconnect causing the DMA transfer to stop. This test checks that the macro

correctly restarts the DMA transfer under these conditions. This test is carried out in zero-wait state-transfer mode.

5. Two macros are set up to carry out simultaneous DMA transfers between each other. During this test, each macro carries out DMA transfers while the other macro performs target accesses to it. At the end of the test, the data is checked to verify that no data corruption has occurred. This test is carried out in zero-wait state-transfer mode.

Master-Only Tests

1. Configuration read-and-write cycles are tested.
2. Test I/O read-and-write cycles are tested.
3. Memory transfers of various lengths, including single-DWORD transfers and bursts, are tested.
4. Target Retry and Disconnects are tested.
5. Target Abort are tested.

Design Flow

This chapter describes the design flow for creating an Actel design using the CorePCI macros. This includes information about supported design flows and a design flow overview.

Supported Design Flows

Actel provides guidelines for using the CorePCI macros with the following:

- Model Technology V-System simulator 5.2 or later
- VeriBest 15.01.00.43 or later
- Synopsys FPGA Compiler 99.05 or later
- Synplicity Synplify 5.31 or later synthesis tool (ProASIC requires 6.0 or later)
- Exemplar Leonardo Spectrum 2000.1a or later
- Designer Series Development System R2-1999 or later for antifuse support
- ASICmaster version 5.2 for ProASIC support

The macros are VITAL 95 VHDL- and industry standard Verilog OVI-compliant and should operate with any simulator that supports these standards. However, Actel has only tested the macros with the previously mentioned tools. Although other synthesis tools should work, Actel recommends using one of the previously mentioned synthesis tools because performance results have not been verified using other synthesis tools and may not meet the PCI requirements.

Design Flow Overview

The design flow for generating a PCI-compliant Target-Only or Master/Target Controller using synthesis and simulation tools and Designer has six main steps:

1. Customizing
2. Behavioral Simulation

3. Synthesis
4. Design Layout
5. Static-Timing Analysis
6. Timing Simulation

These steps are described in the following sections.

Customizing

The CorePCI macros have a variety of constants that help customize the macro to meet a variety of needs. These constants are used to set memory and I/O space sizes, as well as PCI-device ID information. The first step in the design process is to understand these constants and to customize them to meet the specific needs of an application. The constants are in the chip-level wrapper files and the “targpack.vhd” or the “targpack.v” files.

Note: Actel highly recommends using the unmodified macro throughout the various steps in the design flow prior to attempting any customizing.

Behavioral Simulation

After you have customized the macro, you can simulate it to verify functionality before you perform synthesis. If you find any problems, you can quickly address them at the behavioral level and simulate the design again. Typically, you use unit delays and include the test bench with the macro used to drive the simulation.

If you use a test bench, you can automate the verification process. A test bench is a behavioral design with built-in functions to provide stimulus to the DUT (device under test) inputs and monitor the outputs. You can set up the test bench to report any functional or timing errors that occur during simulation. Refer to “Behavioral Simulation” on page 43 and the documentation included with your simulation tool for information about performing behavioral simulation.

Synthesis

After customizing and performing a behavioral simulation of the macro, you must synthesize it before placing-and-routing it in

Designer. After synthesizing the macro, you must generate an EDIF netlist for use in Designer. Refer to “Synthesis” on page 49 and the documentation included with your synthesis tool for information about generating an EDIF netlist.

Design Layout

Use Designer for A54SX and A54SX-A devices or ASICmaster for A500K devices to layout your design. Make sure to use GENERIC for the Edif flavor and VHDL or Verilog for the Naming Style when importing the EDIF netlist into Designer. Refer to “Design Layout” on page 55 and the *Designer User's Guide* for information about using Designer.

Static-Timing Analysis

Use the DT Analyze tool in Designer to perform static-timing analysis on your design. Refer to “Static-Timing Analysis” on page 61 for information about using DT Analyze to perform static-timing analysis.

Timing Simulation

Perform a timing simulation of your customized macro after placing-and-routing it. Timing simulation is optional if you have performed static-timing analysis. Timing simulation requires information extracted from Designer, which overrides unit delays in the Actel libraries. Refer to “Verification of ProASIC Timing” on page 63 and the documentation included with your simulation tool for information about performing timing simulation.

Create Your Own CorePCI Application

To create your own custom CorePCI application, perform the following steps:

- 1. Copy an existing wrapper file (“\vhdl\wrapper”) to a new file name.** You can begin with either an “sdram” wrapper or a generic wrapper.
 - For a Target application, begin with a “targ” wrapper
 - For a Target+DMA, begin with a “tdma” wrapper
 - For a Target+Master application, begin with a “tmst” wrapper

- For a Master application, begin with a “mast” wrapper
- 2. **Set customization constants.** Define the constants in the chip-level wrapper (generics in VHDL and parameters in Verilog) and the “targpack” file to meet the needs of your application.
- 3. **Interface your application to the back-end interface described in the datasheet.** You can define the code in the wrapper or in a separate component that is instantiated in the wrapper.
- 4. **Modify the port list in the wrapper to reflect the new back-end application.** PCI ports should not be altered.

Test Your CorePCI Application

Test the new application after you create it. You can test the new application with the existing test bench or in a test bench you have created. Testing with the existing test bench is covered in detail in Appendix A, “CorePCI 5.2 Test Bench”. The following steps summarize the procedure.

1. **Modify the top-level “system32.vhd” or “system64.vhd” file to include your new chip-level wrapper and any external devices the wrapper will connect to.** You can add the wrapper into a new slot (e.g., Slot #1) or modify an existing slot.
2. **Create a component declaration for your application wrapper in a package file.** You can find existing declarations in the “\tbench\vhdl” subdirectory under the “components32_wrp.vhd” or “components64_wrp.vhd” files.
3. **Modify the “vhdl_macros32,” “vhdl_macros64,” “verilog_macros32,” or “verilog_macros64” to include your new wrapper and any additional files required for compilation.**
4. **Create the libraries (“vhdl_setup”).**
5. **Compile the macros (“vhdl_macros32”).**
6. **Compile the test bench (“comptb32”).**
7. **Run the simulator (run file).**

The default test bench should be able to locate the new slot and will attempt to run tests on the slot that are appropriate for the function. Tests are called from the “mast_cfg64.vhd” file. You can delete existing tests and create and add new tests. For more information on this step, refer to Appendix A, “CorePCI 5.2 Test Bench”.

Synthesize Your New CorePCI Application

Copy a synthesis script of the same function type to a new name. Modify the script to point to the correct targpack, new wrapper, and any additional files required by the application. You do not need to compile the component package created for simulation.

Layout Your New Application and Verify Timing

To layout your new application and verify timing using an A54SX-A device, perform the following steps:

1. **Open Designer**
2. **Import the netlist and set the device, package, and speed grade.**
3. **Import the PCI pin definitions, if required.**
4. **66MHz designs will require constraints on CLK-OUT and the Input Setup for TRDYn, IRDYn, and FRAMEn.** You will then need to run timing-driven layout. 33MHz does not require constraints and you can run it in standard layout mode.
5. **Verify Reg-Reg and CLK-OUT timing using DT Analyze.**
6. **Verify input setup with Timing Report (Tools -> Timing Report).**

To layout your new application and verify timing using an A500K device, perform the following steps:

1. **Open ASICmaster.**
2. **Define the netlist, constraint files, and package.**
3. **Map the design.**
4. **Create a postlayout SDF file.**
5. **Read the EDIF file and SDF into FlashTimer.**

6. **Verify Reg-Reg, CLK to OUT, and input setup in FlashTimer.**

Customizing

This chapter describes in detail the customizing options for the CorePCI macros. This includes information about configuration registers, memory address space, I/O space, data-transfer options, user-interface options, and back-end interface considerations.

The macros are written in generic VHDL and Verilog, allowing for flexibility and quick modification of the macros. Several customization constants have been defined to control the overall behavior of the macro. These constants are defined in the “targpack” files and in the chip-level wrapper files. The constants are defined in terms of parameters in Verilog.

General Configuration

This section describes the constants (described in the previous sections) and their functions. The following two constants are defined in the chip-level wrapper files.

MHz_66

When this constant is set to a “1,” the macro indicates that it is 66 MHz capable, otherwise only 33 MHz is supported. The only impact of this constant is to set bit 5 in the configuration status register.

BIT_64

When combined with the appropriate top-level wrapper, this constant creates either a 32-bit or 64-bit PCI controller. For VHDL, when this constant is set to a “1,” the macro runs in 64-bit data mode. Otherwise it runs in 32-bit data mode. This is accomplished by a variety of VHDL-generate statements in various parts of the code.

For Verilog, the same function is accomplished by either defining or not defining the “BIT_64” constant. Correct selection of functions in the code is then controlled by `ifdef - else - endif` statements.

Configuration Registers

There are eight configuration-register constants that you can modify in the macros. These constants are defined in the “targpack” file. “HOT_SWAP_EN” is defined in the chip-level wrapper file.

USER_DEVICE_ID

Setting the “USER_DEVICE_ID” constant to the desired value modifies the “DEVICE-ID” (02H) configuration register.

USER_VENDOR_ID

Setting the “USER_VENDOR_ID” constant to the desired value modifies the “VENDOR-ID” (00H) configuration register.

USER_REVISION_ID

Setting the “USER_REVISION_ID” constant to the desired value modifies the “REVISION-ID” (08H) configuration register.

USER_BASE_CLASS

Setting the “USER_BASE_CLASS” constant to the desired value modifies the “Class_Code” (08H) configuration register.

USER_SUB_CLASS

Setting the “USER_SUB_CLASS” constant to the desired value modifies the “Class_Code” (08H) configuration register.

USER_PROGRAM_IF

Setting the “USER_PROGRAM_IF” constant to the desired value modifies the “Class_Code” (08H) configuration register.

USER_SUBSYSTEM_ID

Setting the “USER_SUBSYSTEM_ID” constant to the desired value modifies the “Subsystem_Id” (2CH) configuration register. You must set this constant to comply with PCI Local Bus Specification 2.2 PCI Special Interest Group, *PCI Local Bus Specification v2.2* (Hillsboro, OR. PCISIG, 1999). For information on how to obtain this specification, go to the PCI SIG web site (<http://www.pcisig.org>).

USER_SUBVENDOR_ID

Setting the “USER_SUBVENDOR_ID” constant to the desired value modifies the “Subsystem_Vendor_Id” (2CH) configuration register. You must set this constant to comply with PCI Local Bus Specification 2.2 (PCISIG).

HOT_SWAP_EN

Setting this bit to a ‘1’b will implement the Hot Swap extended capability (at address “80”h) and cause the Capability Pointer in configuration space to have a value of ‘80’h.

Memory and I/O Address Space

This section describes constants for memory and I/O address space. The following constants are defined in the top-level wrapper file.

MADDR_WIDTH

The amount of memory-address space in base-address register0 supported by the macros is determined by the “MADDR_WIDTH” constant. This constant determines the width of the address generated. The number of bits of Memory Base Registers (defined by the configuration register at address 10h) that can be written to is also controlled by “MADDR_WIDTH.”

BAR1_ENABLE

If a second base-address register is required, then this constant should be set to a “1” and will be at address 14h in configuration space.

BAR1_IO_MEMORY

If “BAR1_ENABLE” is set to a “1,” then this constant defines the base address to be an I/O (set to a “0”) or a memory (“1”).

BAR1_ADDR_WIDTH

The integer that defines the address space for the base-address register at 14h.

BAR1_PREFETCH

If the base address register is a memory, this bit defines whether or not the memory is prefetchable.

Target+DMA Settings

This section describes the Target+DMA settings. The settings can be modified in the chip-level wrapper file.

DMA_IN_IO

There are three DMA registers that are associated with Target+DMA macros. The user has the option of locating these registers in the configuration space at 40h, 44h, and 48h or in I/O space. For the I/O space option, the “DMA_IN_IO” must be set to a “1.” For this case, a new base-address register is defined in configuration space 18h and is defined to be I/O. It has a default address space of 256 bytes and the registers are located at 40h, 44h, and 48h within the space.

DMA_CNT_EN

In the 5.2 revision of the CorePCI macro, you can, as an option, make the PCI Start Address, RAM Start Address, and Transfer Count registers to be counters. This feature allows the Master to terminate a cycle when it loses GNTn and allows for incremental transfers. You can disable this feature for PCI macros that perform single-DWORD or short bursts in order to save resources for other functions.

Back-End Interface Data Flow Customizing

There are a variety of signals that control the flow of data between the PCI controller and the back end. The “RDY” inputs inform the PCI controller that the back end is prepared to transfer data. The “NOW” signals indicate that data is being transferred during the cycle that the “NOW” signal is asserted. This is true for all cases except during the initial start-up when the “pipe_full_cnt” is nonzero. The back-end flow control is defined at the wrapper level of the PCI macro.

rd_be_rdy

This input to the PCI macro is from the back-end memory controller and indicates the back-end memory controllers' readiness to service the PCI controllers request for data.

rd_be_now

This output of the PCI macro informs the back-end memory controller that data on the MEM_DATA bus will be read on the next rising clock edge.

wr_be_rdy

This signal is driven from the back end. It indicates that the back end is ready to receive data.

wr_be_now

This signal is driven by the PCI macro to the back-end memory controller. It tells the back-end memory controller that data on the MEM_DATA bus is valid.

pipe_full_cnt(2:0)

In some cases, the back-end controller has a start-up latency and needs the address incremented prior to data being available. This is true on any type of read to a synchronous device (such as a synchronous SRAM). The "pipe_full_cnt" indicates the number of increments that should be performed prior to data being available. The PCI controller drives the "NOW" signals during this period. However, "NOW" is read until after the number of cycles defined by the "pipe_full_cnt" signal. The "pipe_full_cnt" should be defined following the assertion of DP_START and should remain valid throughout the cycle.

Behavioral Simulation

This chapter describes in detail the procedures for performing a behavioral simulation of the CorePCI macros controller using either the MTI V-System simulator or the VeriBest simulator. Also included is information about compiling an Actel VITAL VHDL library for use in simulation. Refer to the documentation included with your simulation tool for additional information about performing behavioral simulation.

Compiling a VITAL VHDL Library for ModelSim

To simulate the CorePCI macros targeted for the A54SX and A54SX-A device families, you must first compile the Actel VITAL VHDL library. If you are targeting ProASIC devices, library primitive compilation is not required and you may skip this section. The following steps describe the compilation procedure:

1. **Create a directory called “mti” in the “\$ALS DIR\lib\vtl\95” directory.**
2. **Invoke the V-System simulator.**
3. **Change to the “\$ALS DIR\lib\vtl\95\mti” directory.**
4. **Create an Actel family library directory.** Type the following command at the prompt:

```
vlib a<act_fam>
```

The name of a compiled VITAL VHDL library directory must begin with the letter “a,” which is why the “a” is inserted before the <act_fam> variable. For example:

```
vlib a54sx
```

5. **Compile the Actel VITAL VHDL library.** Type the following command at the prompt:

```
vcom -work a<act_fam> ..\<act_fam>.vhd
```

For example, to compile the 54SX library, type the following command:

```
vcom -work a54sx ..\54sx.vhd
```

6. **Map the Actel VITAL VHDL library to the family library directory.** Type the following command at the prompt:

```
vmap a<act_fam> $ALSDIR\lib\vt1\95\mti\<aact_fam>
```

For example, to map the 54SX library, type the following command:

```
vmap a54sx $ALSDIR\lib\vt1\95\mti\<a54sx
```

Simulating the CorePCI Macros Using ModelSim

Use the following procedures to simulate the VHDL and Verilog versions of the CorePCI macros.

Note: During RTL simulation, the SRAM will generate warning messages because of hold-time violations. To disable these messages, perform the following:

For ModelSim 5.X, you must manually modify the “modelsim.ini” file. The following command should be uncommented:

```
"IgnoreWarning = 1"  
in the [vsim] section.
```

VHDL

Once you have compiled the VHDL library, compile the test bench and simulate the PCI macro. The following steps describe the procedure:

Note: If you have to customize the macro, make sure you have modified the customization constants before simulating the macro. Refer to “Customizing” on page 37 for information about customizing the macros.

1. **Invoke the V-System simulator.**
2. **Change to the “\tbench\mti_sx” or “mti_pa” directory.** This directory contains the MTI script files for simulation.
3. **Create the “work” libraries.** This step creates the required library directories. Type the following command at the prompt:

```
do vhdl_setup.do
```

- 4. Compile the macro and the test bench.** Type one of the following commands at the prompt:

```
do vhdl_macros32.do <32-bit macros>
```

or

```
do vhdl_macros64.do <64-bit macros>
```

- 5. Compile one of the following test benches.** Type one of the following commands at the prompt:

```
do comptb32.do <32-bit testbench>
```

or

```
do comptb64.do <64-bit testbench>
```

- 6. Simulate the test bench.** Type the following command at the prompt:

```
do run.do
```

- 7. Follow the menu options in the test bench.**

Verilog

The following steps describe the compilation of the test bench and the simulation of the Verilog macro.

Note: If you have to customize the macro, make sure you have modified the customization constants before simulating the macro. Refer to “Customizing” on page 37 for information about customizing the CorePCI macros.

- 1. Invoke the V-System simulator.**
- 2. Change to the “\tbench\mti_sx” or “mti_pa” directory.**
- 3. Create the ALSDIR variable.** To correctly compile the Verilog A54SX library, you must set the ALSDIR variable to point to the Actel Designer root directory. Type the following command in the V-System simulator:

```
set ALSDIR <designer path>
```

4. **Create the “work” libraries.** This step creates the required library directories and compiles the verilog library primitives. Type the following commands at the prompt:

```
do verilog_setup.do
```

5. **Add the “\verilog\src” directory.** From the Options menu, select the Verilog Compile Options and include the “\verilog\src” directory before accepting. This includes the directory for the “targpack” file for compilation. When possible ensure that the “targpack” file used in simulation is the same one that will be used during synthesis. This prevents discrepancies in function between simulation and hardware.

6. **Compile the macro.** Type the following commands at the prompt:

```
do verilog_macros32.do <32-bit macros>
```

or

```
do verilog_macros64.do <64-bit macros>
```

7. **Compile one of the following test benches.** Type the following command at the prompt:

```
do comptb32.do <32-bit test bench>
```

or

```
do comptb64.do <64-bit test bench>
```

8. **Simulate the test bench.** Type the following command at the prompt.

```
do run.do
```

9. **Follow the menu options in the test bench.**

Simulating the CorePCI Macros Using VeriBest

Use the following procedures to simulate the VHDL versions of the CorePCI macros using VeriBest.

VHDL

Once you have compiled the VHDL library, compile the test bench and simulate the PCI macro. The following steps describe the procedure.

Note: If you have to customize the macro, make sure you have modified the customization constants before simulating the macro. Refer to "Customizing" on page 17 for information about customizing the macros.

- 1. Open Windows Explorer and change the directory to the "\tbench\veribest_sx or veribest_pa".**
- 2. Create the "work" libraries.** This step creates the required library directories. Execute the following command at a DOS command prompt or double-click the following file in the Windows Explorer:

```
vhdl_setup.bat
```

- 3. Compile the macro and the test bench.** Execute one of the following commands at a DOS command prompt or double-click the file in Windows Explorer:

```
vhdl_macros32.bat <32 bit macros>
```

or

```
vhdl_macros64.bat <64 bit macros>
```

- 4. Compile one of the following test benches.** Execute one of the following commands at a DOS command prompt or double-click the file in Windows Explorer:

```
comptb32.bat <32 bit testbench>
```

or

```
comptb64.bat <64 bit testbench>
```

- 5. Invoke the VeriBest simulation environment.**
- 6. Create a new workspace in the "\tbench\veribest_sx" or "\tbench\veribest_pa" directory.** When prompted to reinitialize, respond NO.

7. **Select System as the design root.** Select the Settings command in the Workspace menu. Click the Simulate tab, expand work, select System and set it to be the design root.
8. **Suppress all Warning messages.** Select the setting command in the Workspace menu and click the Simulate tab. Click the Suppress All Warning Messages checkbox. This step eliminates the hold-time violations for the synchronous SRAM during RTL simulations.
9. **Execute the simulator.** Select the Execute simulator command in the Workspace menu.
10. **Run the simulation to complete all tests (about 600 us).**
11. **Follow the menu options in the test bench.**

Synthesis

This chapter describes the procedures for synthesizing the CorePCI macros using the Synopsys Design Compiler, Exemplar Leonardo Spectrum, or Synplicity Synplify synthesis tool. Also included are guidelines to follow when synthesizing the macros. Refer to the documentation included with your synthesis tool for additional information about synthesizing a design.

Naming Conventions

Synthesis uses naming conventions to distinguish among the various PCI functions, sizes, and targeted architectures as follows:

- The term “targ” refers to a Target-Only macro
- The term “tdma” refers to a Target+DMA macro
- The term “tmst” refers to a Master/Target macro
- The term “mast” refers to a Master-Only macro
- The “32” in the name will build a 32-bit macro
- The “64” in the name will build a 64-bit macro
- The “sx” refers to the A54SX and A54SX-A family compilations
- The “pa” refers to ProASIC A500K compilations
- If “sdram” is in the project name, then this will include the SDRAM controller; otherwise, it will only compile the generic CorePCI macro.

General Synthesis Guidelines

The macros have been designed so that most synthesis tools can meet the PCI design requirements. The challenge with synthesis is meeting the PCI setup requirement of 3 ns, clock to out of 6 ns, and clock period of 15 ns for 66 MHz PCI designs. To meet this requirement, you must use synthesis constraints.

Actel recommends placing the following constraints on the design during synthesis. The instance names will vary with different tools.

- Clock period of 15 ns for 66 MHz and 30 ns for 33 MHz
- Constrain the input setup times for all PCI inputs to be 3 ns for 66 MHz and 7 ns for 33 MHz
- Constrain the output valid times for all PCI outputs to be 6 ns for 66 MHz and 11 ns for 33 MHz. This is most important because these are the most critical paths in the design.
- In VHDL synthesis, the “targpack” files are called out explicitly
- In Verilog synthesis, the “targpack” files are included and each synthesis tool uses different search strategies to locate the included files

You need to ensure that your synthesis tool is using the correct “targpack.” To prevent differences between implementation and model simulation, ensure that the “targpack” used by synthesis and simulation are the same file.

Synthesizing Using Synopsys

This section describes the use of Design Compiler from Synopsys to synthesize the CorePCI macro. As mentioned previously, a set of global variables (customization constants described in Chapter 3) are used to configure the CorePCI macro for simulation and synthesis. These variables are defined as noninteger generics in VHDL and parameters/defparams in Verilog. Design Compiler does not support noninteger generics in VHDL nor the defparam directive in Verilog; however, the CorePCI macro can be simply changed to eliminate the need for the generics by defining these variables in a package file (VHDL) or an include file (Verilog). Once the code has been modified, predefined scripts can be used to compile the CorePCI macro.

A54SX-A

Synopsys scripts are provided with the macros to enhance synthesis results. These files can be found in the “vhdl\synopsys” or “verilog\synopsys” directories. There are two Synopsys scripts to choose from, “sx_sdram_backend.scr” and “sx_no_backend.scr”. The “sx_sdram_backend” script compiles the macros that include the SDRAM back-end controller. The “sx_no_backend” script compiles the generic macro with no back end.

To compile, perform the following steps:

1. **Modify the parameters in the script file to compile the appropriate design.** There are up to six parameters that you must set to compile the macro correctly. These include `pci_width`, `pci_func1`, and `pci_func2`. Options for these variables are given next to their declarations in the script file.
2. **Verify that both “bit_64” and “maddr_width” customization constants are set correctly.**
3. **Invoke Design Compiler.**
4. **Execute the script file.**

A500K

The “`pa_sdram_backend.scr`” script compiles the 32-bit macros that include the SDRAM back-end controller into the A500K architecture. These script files are in the “`/vhdl/synopsys`” and “`/verilog/synopsys`” directories.

To compile, perform the following steps:

1. **Modify the parameters in the script file to compile the appropriate design.** There are up to six parameters that you must set to compile the macro correctly. These include `pci_func1` and `pci_func2`. Options for these variables are given next to their declarations in the script file.
2. **Verify that both “bit_64” and “maddr_width” customization constants are set correctly.**
3. **Invoke Design Compiler.**
4. **Execute the script file.**

Notes on Using Synopsys

The scripts are set up in a general fashion to include pad and timing information for all macros. Consequently, depending on which macro you configure, you may see that some of the pad and timing information is irrelevant and will be reported as an error. These errors should not affect the netlist and may be manually removed.

Note: For Verilog compilations, Synopsys uses the “TARGPACK.v” in the “\verilog\synopsys” directory, so ensure that its settings reflect the desired functional intent of the macro.

Synthesizing Using Synplicity

Project files have been defined to assist in the compilation of the CorePCI macro into the A54SX-A and A500K architectures. You must compile the A500K with Synplify 6.0 or later. You can compile the A54SX-A using versions 5.31 and later.

A54SX-A

A set of 14 project files are defined for synthesizing the Target-Only, Target+DMA, Master/Target, and Master-Only macros using Synplicity. These files are in the “\vhdl\synplicity” or “\verilog\synplicity” directories.

To compile, perform the following steps:

- 1. Invoke Synplify.**
- 2. Settings Verification.** The script file was created to automatically set up the synthesis environment and all of the design constraints for the uncustomized macro. However, verification of the technology, device, speed-grade, and clock-frequency settings for your particular design is suggested. Only change the Results File if the output directory and file name are different than the default.
- 3. Open the project file.** To select a file with the .prj extension, the user must select the Open Project from the File menu and choose the desired project file from either the “\vhdl\synplicity” or “\verilog\synplicity” directories. Refer to the naming conventions for selection of the proper project file.
- 4. Compile and map the design.** Click the Run button. Synplicity compiles and maps the design and writes an EDIF netlist with the same name as the project file to the default directory or any directory of choice.

- 5. Review the synthesis results.** Synplify provides a suite of tools to analyze the results of the synthesis run. A quick summary of design utilization, warning messages, maximum clock frequency, and a list of longest paths can be viewed in the log file by clicking the view log button. HDL Analyst allows the designer to look at the RTL and schematic views of the results and do some prelayout timing analysis.

A500K

A single project file, “pa_compile.prj” is defined for synthesizing the Target-Only, Target+DMA, Master/Target, and Master-Only macros using Synplicity. This file are in the “\vhdl\synplicity” or “\verilog\synplicity” directories.

To compile, perform the following steps:

- 1. Invoke Synplify.**
- 2. Settings Verification.** The script file was created to automatically set up the synthesis environment and all of the design constraints for the uncustomized macro. However, verification of the technology, device, speed-grade, and clock-frequency settings for your particular design is suggested. Only change the Results File if the output directory and file name are different than the default.
- 3. Modify the project file.** Move the desired chip-level function to the last position of the wrapper list (files with “wrp” extension). Refer to naming conventions in this chapter for proper selection.
- 4. Open the “pa_compile.prj” file in Synplify.**
- 5. Compile and map the design.** Click the Run button. Synplicity compiles and maps the design and writes an EDIF netlist and an SDF constraint file with the same name as the project file to the default directory or any directory of choice.
- 6. Review the synthesis results.** Synplify provides a suite of tools to analyze the results of the synthesis run. A quick summary of design utilization, warning messages, maximum clock frequency, and a list of longest paths can be viewed in the log file by clicking the view log button. HDL Analyst allows the designer to look at the RTL and

schematic views of the results and do some prelayout timing analysis.

Synthesizing Using Exemplar

A54SX-A

A single “tcl” file has been generated for synthesizing the Target-Only, Master/Target, and Master-Only macros using Exemplar. Actel provides script files to use during synthesis. This file is in the “\vhdl\exemplar” or “\verilog\exemplar” directories.

Note: For Verilog compilations, Verilog uses the “TARGPACK.v” located in the directory where the “.tcl” file resides. To prevent functional inconsistencies between models and implementation simulations, Actel recommends that you use this same “targpack” for simulations.

- 1. Invoke Leonardo Spectrum.** Click Cancel in the dialog box that appears.
- 2. Modify the “sx_compile.tcl” script.** Move the desired chip-level function to the first position of the wrapper list (files with the “wrp” extension). Change the “design_name” variable to correspond to the entity name of the chip-level wrapper. For VHDL compilation, you will also need to ensure that the generic values are appended to the end of the “design_name” variable. Refer to naming conventions in this chapter for proper selection.
- 3. Run Script File.** To select a file with the .tcl extension, select the Run Script command from the File menu. Exemplar compiles and maps the design and writes an EDIF netlist to the output file specified in the script file and/or the “Output File” box.
- 4. Review the synthesis results.** To analyze the results of the synthesis run, view the transcript and filtered-transcript tabs to view synthesis information and warnings, respectively. You can also generate a report by selecting the Report tab. Reports contain information on cell usage and device utilization.

Design Layout

This chapter describes how to use Actel Designer software to perform design layout on the synthesized CorePCI macros. This includes information about compiling the design netlist, assigning pins, and design layout. Refer to the *Designer User's Guide* for additional information about using Designer and the *ASICmaster User's Guide* for information about using ASICmaster.

Compiling an A54SX or A54SX-A Design

Before performing any task on the design in Designer, you must first import a netlist and compile the design into an ADB file. The following steps describe the procedure:

1. Invoke Designer.

- For PC, choose Designer from the Designer Program Group in the Programs menu under the Start menu.
- For UNIX, type the following command at the prompt:

```
designer &
```

The Designer Main window is displayed.

2. **Open the Import Netlist dialog box.** From the File menu, choose Import and select the Netlist File command. Click the New button in the Import or Open dialog box. The Import Netlist dialog box is displayed.
3. **Specify netlist options.** Specify EDIF as the Netlist type. Select your netlist by typing the full path name or clicking the Browse button. Select GENERIC as Edif Flavor and VHDL or Verilog as the Naming Style. Click OK.
4. **Set up the design.** In the Design Setup dialog box specify the design name, if not specified, and select the family.
5. **Select the appropriate device, package, and speed grade from the Device Setup Wizard.**
6. **Use the default Device Variations and Operating Conditions.**
7. **Set the PCI-compliance mode check box if it is an option.**

- 8. Compile your design.** Click the Compile button in the Designer Main window.
- 9. Save the Design.**

Assigning Pins

You can assign pins manually with the PinEdit tool or you can import them directly into Designer from the corresponding pin files in the “PinFiles” subdirectory.

Assigning Pins Manually

Pins may be assigned using PinEdit. To do so, perform the following steps:

- 1. Import the pin file.** Select the Import command from the File menu and choose the Auxiliary File command. The Import Auxiliary File dialog box is displayed.
- 2. From the File Type menu, choose the Pin Command and select Browse to locate the pin file.** Pin files are in the “SX_Pin_Files” subdirectory where the synthesis scripts are located. Select the proper combination of function, width, and packages that matches your design.

Note: In some cases, an error reading the pin file may occur because the “DEF” name in the pin file does not match the design name in Designer. To correct this problem, simply modify the “DEF” name in the pin file and reimport the file.

Assigning Pins Manually

For information on assigning pins manually, refer to the Designer Online help and the *PinEdit User’s Guide*.

After compiling, use PinEdit to assign and fix the pins of your design. The pin files contain optimal placement of the PCI pins and are already placed along one side of the device in a manner that matches the signal order on the PCI PCB connector.

Design Layout for the A54SX Family

For 33 MHz designs, only standard layout is recommended. However, instructions for timing-driven layout are included. To achieve 66 MHz performance, especially for Target+DMA and Master/Target functions, timing-driven layout is recommended for the PCI control signals (STOP_n, FRAMEN, IRDY_n, TRDY_n, DEVSEL_n), the CBE bus, and the AD bus.

Standard Layout

Use the following procedure to perform standard layout:

1. **Click the Layout button in the Designer Main window.** The Layout dialog box is displayed.
2. **Select Standard Mode and specify OFF as the Incremental Option.**
3. **Click OK.** Designer performs standard layout on the design.
4. **Extract timing information by clicking the Extract button.** Make sure to specify SDF in the CAE pulldown menu.
5. **Save the design.**

Timing-Driven Layout for 66 MHz

Use the following procedure to perform timing-driven layout. Signal names will vary depending on the synthesis tool used. If you are unable to determine what signals to set, contact Actel's Customer Applications Center.

1. **Invoke DT Edit.** Click the DT Edit button in the Designer Main window. The DirectTime Edit window is displayed.
2. **Specify a clock period of 15 ns in the Period field.** For the A54SX-A devices, this step is typically no longer required and requires extended run times.
3. **Set Input to Register path constraints on all the PCI inputs.** If some of the PCI signals are failing to meet input setup times, set the delay for these paths to 3 ns plus the clock delay for the targeted device.

4. **Set Register to PCI Output constraints on all the PCI signals to 6 ns minus the clock delay.**
5. **Save the design and commit to the timing constraints.**
6. **Click the Layout button in the Designer Main window.** The Layout dialog box is displayed.
7. **Select DirectTime Mode and specify OFF as the Incremental Option.**
8. **Extract timing information.** Click the Extract button. Make sure to specify SDF in the CAE pulldown menu.
9. **Save the design.**

You can now examine and verify the postlayout timing information using DT Analyze or perform timing simulation using the postlayout timing information extracted from the design. Refer to “Static-Timing Analysis” on page 61 for information about using DT Analyze, or refer to “Verification of ProASIC Timing” on page 63 and the documentation included with your simulation tool for information about performing timing simulation.

Compiling a ProASIC Design

The CorePCI macro is mapped into the A500K devices using ASIC Master 5.2. The following information is an overview of this process. For more information, refer to the *ASIC Master User's Guide*.

1. **Invoke the ASICmaster tool.**
2. **Click the Start button.**
3. **Navigate to the directory containing your design netlist.**
4. **Enter the name of the project.**
5. **Click the Open button to start the project.**
6. **Open the netlist to compile in the netlist window.**
7. **Select the Constraints button.**

- 8. Include the constraints file (*.gcf) and the SDF file (*.SDF) in the constraints window.** These files include pinout, forward-annotation, and placement constraints. Ensure that these files exist prior to design compilation. The *.gcf files are in the “PA_GCF_Files” subdirectory where the synthesis scripts are located.

Note: Using these constraint files, 33MHz PCI timing should be achieved. If timing is insufficient, you may need to further constrain signals that are failing by manually editing or generating a new *.SDF file.

- 9. Select the targeted device in the part window.**
- 10. From the Task menu, select the Place and Route command.**
- 11. Click the Go button.**

Static-Timing Analysis

This chapter contains information and procedures for performing static-timing analysis on the design. SX timing is performed using DirectTime tools in Designer, and ProASIC timing is done with the Flash Timer. Included in this chapter is information about verifying setup times, internal delays, and output delays. This chapter also provides a short section regarding where to find more information about the sixth step in design flow process, timing simulation.

Verification of SX/SX-A Timing

Setup Times

Use the following procedure to determine input setup times for the design using the Designer timing report. Before generating a report, set all of the timing constraints as defined in “Timing-Driven Layout for 66 MHz” on page 57 and perform a timing-driven layout.

1. **Choose the Timing command from the Reports menu in the Designer Main window.** The Timing Report dialog box is displayed.
2. **Set timing report options.** Select the Actual command in the Sort by pull-down menu. Specify “1” in the Maximum Paths box.
3. **Set report preferences.** Click the Preferences button. The Preferences dialog box is displayed. Select the Setup-hold Timing Check box and click OK.
4. **Click OK in the Timing Report dialog box.** The setup and hold information is at the end of the report.

Internal Delays

Use the following procedure to determine the internal delays for the design using DT Analyze.

1. **Invoke DT Analyze.** Click the DT Analyze button in the Designer Main window. The Filters dialog box is displayed.
2. **Set Filters options.** Select Slack in the Sort by pull-down menu. Select Register as the Source and Register as the Sink.

3. **Set Filters preferences.** Click the Preferences button. The Preferences dialog box is displayed. Specify “5000” in the Longest/Shortest Paths box. Click OK.
4. **Click OK in the Filters dialog box.** The DT Analyzer window is displayed.

The Slack value for all signals should be a positive value. A negative value indicates a failure to achieve the defined performance goals.

Clock to Output Delays

Determining output delays requires that you disable the timing paths through the tristate enables before analyzing the information in DT Analyze. Use the following procedure to determine the output delays for the design.

1. **Invoke DT Edit.** The DirectTime Edit window is displayed.
2. **Set global stop set options.** Choose the Edit Global Stop Set command from the Edit menu. The Global Stop Set Editor dialog box is displayed. Specify “*.e” in the box under All Pins of the dialog box and press ENTER.
3. **Add the signals to Global Stops.** Click the SA button, then the Add button, and then click OK. This eliminates the tristate enable paths from the clk-q evaluation.
4. **Commit the changes and close DT Edit.** Choose the Commit command and then the Exit command from the File menu.
5. **Invoke DT Analyze.** Click the DT Analyze button in the Designer Main window. The Filters dialog box is displayed.
6. **Determine the clock delay.** Set the source as Inpad and the sink as Register. In the Inpad naming filter, enter CLK*. Select OK. Note the CLK* to register value displayed.
7. **Determine the register-to-output delay.** Return to the Filters dialog box. Select Register as the Source and Outpad as the Sink. Click OK.

The maximum allowable register-to-output delay is defined by subtracting the PCI clk-q specification (11 ns in 33 MHz and 6 ns in 66 MHz) from the clock delay found in step 6.

Verification of ProASIC Timing

Use the FlashTimer to verify timing in ProASIC. FlashTimer directly provides internal performance (registers-register) and CLK to OUT. Input setup times can also be calculated by finding the INPUT to REGISTER delays and subtracting the CLK delay. To initialize the FlashTimer, perform the following steps:

- 1. Invoke FlashTimer.**
- 2. Import the netlist.** When prompted, select the EDIF file to analyze.
- 3. Confirm the EDIF Import Options.** Select the generic EDIF flavor and the generic naming style.
- 4. Import the Timing Delays.** When prompted, select the *.SDF file generated by ASICmaster.

Setup Times

Use the following procedure to determine input setup times for the design using FlashTimer.

- 1. Choose Preferences from the File menu and set the Longest/Shorts Path(s) to 1500.**
- 2. Select the Paths tab.**
- 3. Select the “All Inputs to All Registers” set.**
- 4. Locate CLK to Register delays toward the end of the list.**
- 5. Locate the longest Path Delay for each of the PCI inputs.**
- 6. To determine actual setup time, subtract the clock delay from the PCI input delay.** For 33MHz PCI, these values should be less than 7ns.

Internal Delays

Internal performance is illustrated on the Default tab. Performance should be at least 33MHz.

Clock to Output Delays

Use the following procedure to determine CLK to OUT times for the design using FlashTimer.

- 1. Select the Paths tab.**
- 2. Select the All Inputs to All Outputs.**
- 3. Scroll down the list to find maximum delays for each of the PCI outputs.** These values should be less than 11ns.

Timing Simulation

You only need to perform timing simulation if you did not perform timing analysis. Refer to “Static-Timing Analysis” on page 61 for information about performing timing analysis in Designer.

Refer to the *VHDL Vital Simulation Guide* for information about performing timing simulation of the VHDL macros using MTI V-System. Refer to the *Verilog Simulation Guide* for information about performing timing simulation of the Verilog macros using MTI V-System.

CorePCI 5.2 Test Bench

This appendix provides an overview of Actel's CorePCI test bench and a guide to modifying existing and building new procedures. It describes the hierarchy of the test bench and provides the syntax for a variety of procedures and functions.

Hierarchy of Test Bench

The test bench is based on a standard motherboard design with a system master occupying slot 0 of the PCI bus. PCI macros are then “plugged” into one of eight PCI sockets on the motherboard. The macros are distinguished from each other by two mechanisms. For configuration transfers, each slot has a unique IDSEL as an identifier. For all other transfers, address spaces in the base-address registers (BARs) of each slot must be defined to ensure that there are no address conflicts.

A “procedural” test bench is also defined to exercise the CorePCI macros. The procedural test bench initiates configuration, I/O, and memory transfers. In addition, it has some control over the back end of each slot via the “back-end test control” module.

The arbiter function assigns ownership of the bus to the various masters. Arbitration is accomplished via a simple REQn/GNTn scheme defined by the PCI specification. The PCI monitor continuously checks the PCI bus and reports errors and unusual activity.

The default test bench has two target macros in slots #2 and #3, a Target+DMA function in slot #4, a Target+Master function in slot #5, and a Master-Only function in slot #6 (Figure 7-1).




Figure 7-1. Test-Bench Block Diagram

Test-Bench Hierarchy

- **System** - defined in system32.vhd or system64.vhd files
- **Master_sim**-defined in mast_cfg64.vhd and contains both the system master and procedural test bench
- **Pci_arbiter** - system arbiter defined by arbiter.vhd
- **Pci_monitor** - PCI monitor defined by pci64_mon.vhd
- **Targ32/64sdram_wrp** - top-level chip definition of the Target macro
- **Tdma32/64sdram_wrp** - top-level chip definition of the Target+DMA macro
- **Tmst32/64sdram_wrp** - top-level chip definition of the Target+DMA macro
- **Mast32/64sdram_wrp**-top-level chip definition of the Master macro
- **Sdram_mu** - SDRAM model

- **Ssram_mu** - SSRAM model
- **Be_sys_ctl** - Back-end module under test bench control used to exercise back-end signals. Defined in the “be_control.vhd” file.

Support Packages

- “**Tests_t1.vdh**,” “**Tests_t2.vhd**,” “**Tests_t3.vhd**” - packages defining user tests
- **Startup.vhd** - package defining system start-up procedures
- **Misc.vhd** - miscellaneous types, functions, and procedures
- **Pci_pack.vhd** - PCI specific types, functions, and procedures
- **Mcfgpack.vhd** - type, function, and low-level procedure definitions

General Description of the Procedural Test Bench

The procedural test process is in the mast_cfg64.vhd file. This process begins with a power-on reset. Once the reset is complete, the system master (master_sim in the system32.vhd or system64.vhd file) is instructed to strobe each slot with a configuration-read command. Populated slots respond and the test process stores this information in the slot-information (“slot_info”) record array. Additional configuration cycles are applied to populated slots to determine what BARs (base-address registers) are enabled, if the slot has DMA capabilities, and how the DMA registers can be accessed (configuration space, I/O space, or back end). Finally, the enabled BARs are assigned addresses according to Table A-1:

Table A-1. PCI Address Assignments

Slot	Bar0 - Memory	Bar1 - I/O	Bar1 - Memory	Bar2 - I/O ^a
1	10000000h	10000000h	11000000h	10000000h or 11000000h
2	20000000h	20000000h	22000000h	20000000h or 22000000h

Table A-1. PCI Address Assignments (Continued)

Slot	Bar0 - Memory	Bar1 - I/O	Bar1 - Memory	Bar2 - I/O ^a
3	30000000h	30000000h	33000000h	30000000h or 33000000h
4	40000000h	40000000h	44000000h	40000000h or 44000000h
5	50000000h	50000000h	55000000h	50000000h or 55000000h
6	60000000h	60000000h	66000000h	60000000h or 66000000h
7	70000000h	70000000h	77000000h	70000000h or 77000000h
8	80000000h	80000000h	88000000h	80000000h or 88000000h

a. The second address is used when Bar1 is an I/O to prevent address space conflicts

The procedures that check and configure the system are in the “startup_pack.vhd” file. Table A-2 describes the procedures.

Table A-2. Test-Bench Start-Up Procedures

Procedure/ Function	Description
Check_slots	Performs configuration read cycles to each slot to determine which slots are present.
Check_target_reset	Checks the value of Target configuration registers after reset.

Table A-2. Test-Bench Start-Up Procedures (Continued)

Procedure/ Function	Description
Check_tdma_reset	Checks the value of Target+DMA or Target+Master configuration registers after reset.
Check_bars	Determines which BARs are enabled and their type (I/O or memory).
Setup_target_config	Generates the BAR values (see previous Table).
Config_target	Writes the BAR values into Target configuration space.
Config_tdma	Writes the BAR values into Target+DMA and Target+Master configuration space.

User-Defined Tests

Once the start-up procedures are complete, the test bench is ready to run user-defined tests. A variety of tests are included with the standard test bench and can be run interactively from a menu in the test routine. These tests are defined in Table A-3 and are in the files “tests_t1.vhd,” “tests_t2.vhd,” and “tests_t3.vhd.” The main test process uses information in the slot information (“slot_info”) record to determine the appropriateness of each test. For example, if BAR1 is defined to be I/O space, then the “Test_io_cycles” is an appropriate test.

Table A-3. Listing of User-Defined Tests

Test	Description
Test_byte_enable_cfg	Tests the use of byte enables.
Simple_test	Memory read/write test using a single burst.
Read_write_test	Memory read/write tests using bursts transfers of various lengths.
Test_devsel	Test the timing of DEVSELn.

Table A-3. Listing of User-Defined Tests (Continued)

Test	Description
Addr_parity_error	Generates address parity errors and ensures that the Target macro responds with a SERRn correctly depending on settings in its control register.
Test_io_cycles	I/O read/write test. Only valid if BAR1 is enabled to be an I/O.
Test_interrupts	Generates an interrupt on the back end and ensures that the interrupt is correctly posted on the INTAn signal.
Parity_test_target	Generates data parity errors and ensures that the Target macro responds with a PERRn correctly depending on settings in its control register.
Tdma_target_mode	Tests deassertion of IRDYn during a memory read/write burst.
Test_two_targets	Test to ensure that only a single target responds to any given address.
Target_retry_test	Tests retry function using both the BUSY and BE_REQ back-end signals. Only valid if BAR1 is enabled to be memory or I/O.
Ready_variation_test	Target-wait state test. Target-wait states are inserted on the PCI bus (deassertion of TRDYn) by toggling the RD_BE_RDY and WR_BE_RDY back-end signals. An additional test combines both IRDYn and TRDYn deassertion in the same transfer. Only valid if BAR1 is enabled to be memory or I/O.
Target_abort	Tests the target-abort response of a target by asserting the back-end ERROR signal during a transfer. Only valid if BAR1 is enabled to be a memory or I/O.
Tdma_dma_single_transfer	Simple DMA transfer in both the read and write directions.
Tdma_dma_single_transfer_break	Tests the maximum burst-length DMA capability (bits 29-31 of the DMA control register). Only valid if the DMA_CNT_EN is set to a '1'.
Tdma_dma_single_transfer_wait	Tests the response of the DMA master to target-injecting wait states on TRDYn.

Table A-3. Listing of User-Defined Tests (Continued)

Test	Description
Tdma_dma_single_transfer_abort	Tests the response of the DMA master to a target issuing a target-abort cycle.
Tdma_dma_poll_status	Tests operation of the DMA master using a polling method to determine when the DMA is complete.
Tdma_dma_counts	Tests the operation of the DMA master for transfer lengths of 1 - 5. Only valid id DMA_CNT_EN is set to a '1'.
Tdma_mega_tests	Tests the operation of multiple macros being configured to perform DMA operations simultaneously.
Master32/64_test	Tests the operation of the Master-Only function.

Procedures and Functions Used to Build Tests

There are a variety of predefined procedures and functions that are used to build a PCI test. These predefined structures break down into the following categories:

- PCI Transfer Commands (Table A-4)
- DMA Commands (Table A-5)
- Data Generation/Checking (Table A-6)

Table A-4. PCI Transfer Commands

Procedure	Description
Config_write	Directs the system master (Master_sim) to execute a configuration write command.
Config_read	Directs the system master (Master_sim) to execute a configuration read command.
Write_cycle	Directs the system master (Master_sim) to execute a memory write command.
Read_cycle	Directs the system master (Master_sim) to execute a memory read command.

Table A-4. PCI Transfer Commands

Procedure	Description
Iowrite_cycle	Directs the system master (Master_sim) to execute an I/O write command.
Ioread_cycle	Directs the system master (Master_sim) to execute an I/O read command.

Table A-5. DMA Commands

Procedure	Description
DMA_setup	Directs the system to configure and enable a DMA with the information provided in the procedure call. If the DMA is mapped to configuration space, then this procedure executes Config_write commands. If the DMA is mapped to I/O space (DMA_IN_IO = '1'), then this procedure executes Iowrite_cycle commands. If the DMA is mapped to the back end (Master or Target+Master), then the procedure directs the back-end processor (BE_SYS_CTL) to execute a write cycle to the DMA registers.
Read_DMA_status	Reads the current values of the DMA-address and control registers. If the DMA is mapped to configuration space, then this procedure executes Config_read commands. If the DMA is mapped to I/O space (DMA_IN_IO = '1'), then this procedure executes Ioread_cycle commands. If the DMA is mapped to the back end (Master or Target+Master), then the procedure directs the back-end processor (BE_SYS_CTL) to execute a read cycle from the DMA registers.
Print_DMA_satus	Prints the value of the PCI address, RAM address, and DMA control register to the standard output device

Table A-6. Data Generation/Checking

Command	Description
Init_data	Generates an array of DWORD data that is sequential from the initial seed defined.
Compare_data	Compares the value of two DWORD arrays and reports any mismatches

System Information

There are two defined record types that contain system information. The first record, “slot_info,” contains static information about each slot including presence, BAR types, and assigned addresses. The second record, status, contains dynamic information that is updated during each transfer. The information contained in the records useful to building tests is defined in the Table A-7 and Table A-8.

Table A-7. Description of the “Slot_info” Record

Value ^a	Description
Slot_info(i).present	When true, indicates that a macro is present in this slot.
Slot_info(i).cap_list	When true, indicates that the macro capability list is enabled. This typically means that the hot swap extended capability is enabled.
Slot_info(i).mhz66	When true, indicates that the macro can operate at 66MHz.
Slot_info(i).pci_function	Values are either TARGET or TDMA. TARGET indicates a Target-Only. TDMA indicates a Target+DMA or a Target+Master.
Slot_info(i).dma_count	When true, indicates that the count feature of the DMA-address registers is enabled.

Table A-7. Description of the “Slot_info” Record (Continued)

Value ^a	Description
Slot_info(i).bar1	Values are NONE, IO, or MEMORY. NONE indicates that bar1 is not enabled, IO indicates that bar1 is enabled to be I/O space, and MEMORY indicates that bar1 is enabled to be memory space.
Slot_info(i).bar2	Values are NONE or IO. NONE indicates that bar2 is not enabled, IO indicates that bar1 is enabled to be I/O space. This only occurs when the DMA_IN_IO global constant is set to a '1'.
Slot_info(i).bar0_addr	DWORD address mapping for BAR0.
Slot_info(i).bar1_addr	DWORD address mapping for BAR1.
Slot_info(i).bar2_addr	DWORD address mapping for BAR2.
Slot_info(i).bar0_integer	Integer address mapping for BAR0.
Slot_info(i).bar1_integer	Integer address mapping for BAR1.
Slot_info(i).bar2_integer	Integer address mapping for BAR2.
Slot_info(i).dma_loc	Values are CONFIG, IO, and BACKEND. CONFIG indicates that the DMA registers are mapped to configuration space, IO indicates mapping to I/O space, and BACKEND indicates back-end control of the DMA registers.

a. i is the array index for the various slots (1-8).

Table A-8. Description of the Status Record

Value	Description
Status.perr	When true, indicates that the PERRn signal was driven low during the previous command.
Status.tabort	When true, indicates that a target terminated the previous transfer with a target abort.
Status.retry	When true, indicates that a target responded with at least one retry cycle during the previous transfer.
Status.no_devsel	When true, indicates that a target did not respond to a command and the cycle terminated with a master abort.
Status.interrupt	When true, indicates that the INTAn line is being driven low by a macro.
Status.serr	When true, indicates that the SERRn signal was asserted during the previous command.

Additional Control of the System Master and Back End

To control wait states on the PCI bus, each PCI transfer command passes two integer variables, “ilatency” and “tlatency.” When “ilatency” is defined as a positive integer, the system master inserts the number of wait states (on “IRDYn”) defined by “ilatency” between each transfer. When “tlatency” is defined to be a positive integer, the BE_SYS_CTL block uses this to insert wait states on the back end by toggling the RD_BE_RDY or WR_BE_RDY signals. Toggling these signals results in a toggling action on the “TRDYn” signals during burst transfers.

To control back-end signals, the PCI transfer commands pass a T_ERRORRTYPE variable (“errortype”) and an INTEGER variable (“errorpos”). These two variables can be used to control a variety of master and back-end control signals. “Errorrtpe” defines the type of control and “errorpos” indicates at what point in the cycle the control

should be activated. Table A-9 defines the values of “errortype” and their impact on PCI and back-end control signals.

Table A-9. Errortype and Back-End Control Signals

Error Type	Description
None	Default. No action.
Par_addr	Causes the system master to generate a parity error during the address phase. “Errorpos” has no impact on this function.
Par_data	Causes the system master to generate a data parity error on the cycle defined by “errorpos.”
Terror	Causes the back-end ERROR signal (output of BE_SYS_CTL) to be asserted on the nth cycle defined by “errorpos.”
Tbusy_cycle	Causes the back-end BUSY signal (output of BE_SYS_CTL) to be asserted on the nth cycle defined by “errorpos.”

Testing an Application-Specific PCI Macro

The existing test bench tests the following macros:

- Target-Only with back-end SDRAM and SSRAM (slots #2 and #3)
- Target+DMA with back-end SDRAM and SSRAM (slot #4)
- Target+Master with back-end SDRAM and SSRAM (slot #5)
- Master-Only with back-end SDRAM (slot #6)

The test bench is designed to detect which slots are present and the type of macro. Appropriate tests are then run to exercise these functions.

Modifying the System32.vhd or System64.vhd Top Level

To test your application-specific macro, you can either add a new slot (e.g. slot #1) or you can modify an existing slot. To improve run times, you can also remove any slots that you are not interested in. When building a modified “system” file, you should note the following:

1. You should always populate at least two slots. One of the target tests (“test_two_targets”) and all of the DMA tests use at least two macros to exchange data.
2. If you add a Master-Only function, you need to hardwire the “slot_info(i).dma_loc <= BACKEND” in the “mast_cfg64.vhd” file because the test bench does not have visibility to these functions.
3. Most or all of the tests that control back-end signals do not work correctly on your application because these signals are typically not available.

Creating a New Test

The easiest method to create a new test is to modify an existing test that is close to what you need. This section provides a very basic overview to creating a new test. Many test examples are in the “tests_t1.vhd,” “tests_t2.vhd,” and “tests_t3.vhd” files. Test procedures are called from the “mast_cfg64.vhd” file. The basic steps for adding a test are as follows:

1. **Create a new test name and decide what information needs to be passed to the test procedure.** Basic information includes slot number, address, and “slot_info.” Errors, status, and control should always be passed by all tests.
2. **Instantiate the test in the “mast_cfg64.vhd” file.** There is an existing interactive framework to run individual tests or groups of tests. You can use this structure, modify it, or create your own.
3. **Create and define the test procedure in one of the existing test packages (“tests_t1.vhd,” etc.) or create your own test file.** If you create your own, you need to reference this package in the “mast_cfg64.vhd” file.

The basic steps to test a Target function are as follows:

1. **Initialize data to read and write using the “init_data” function.**

2. **Execute a write command using a configuration, memory, or I/O command.** Memory and I/O only need an address. Configuration commands requires an address and a slot number.
3. **Execute a read command from the same address.**
4. **Compare the written data to the read data using the “compare_data” procedure.**

During a test, if you are expecting some event to occur, like a target abort, then you may test this target event two ways. First, the monitor reports unusual activity on the standard output device like target abort, retry, master abort, parity errors, etc. You check the monitor visually during a test or you can use the values in the “status” record to confirm an event.

The basic steps to test a DMA/Master are as follows:

1. **Initialize data to read and write using the Init_data function.**
2. **Using a memory write command, write this data into a known location.**
3. **To initiate a DMA command, use the “DMA_setup” procedure by defining the PCI address to be the address from Step 2.** The first DMA should move the known data to the Master’s back end.
4. **To verify completion of the DMA, use the “Read_dma_status” and “check_dma_status.”** You can also view the contents of the DMA register using the “print_dma_status.”
5. **Test the DMA write function.** The new data can be read from the back-end memory and placed in a new location out on the PCI bus. Again, this is initiated using the “DMA_setup” procedure and checked using the “read_dma_status,” “check_dma_status,” and “print_dma_status.”
6. **Verify correct transfer.** To do so, use a memory read command to read the data from the newest address location.
7. **Use the “compare_data” procedure to check the data.**

Command Syntax

The following sections define the syntax for the most commonly used procedures and functions.

Config_read

This reads data from configuration space. “Config_read” reads the number of DWORDs defined by “words” from the slot # defined by “slot” beginning from the byte address defined by “addr.” The read data is stored in the dword_array “data.” “Errortype” and “errorpos” are optional in this procedural call.

```
procedure config_read ( slot : in integer range 1 to 7;
  addr : in integer range 0 to 511;
  words : in integer range 1 to 16;
  data : out dword_array;
  signal control : out T_MCFG_CONTROL;
  signal status : in T_MCFG_STATUS;
  errortype : T_ERRORTYPE := none;
  errorpos : INTEGER := -1);
```

Config_write

This writes data to configuration space. “Config_write” writes data defined in the “dword_array” “data” to the slot # defined by “slot” beginning at the address defined by “addr.” The length of the write is defined by the integer “words.” Cbe, errortype, and errorpos are optional in this procedural call. Cbe defines byte-lane enables for the write and is active high.

```
procedure config_write ( slot : integer range 1 to 7;
  addr : integer range 0 to 511;
  words : integer range 1 to 16;
  data : dword_array;
  signal control : out T_MCFG_CONTROL;
  signal status : in T_MCFG_STATUS;
  cbe : nibble := "1111";
  errortype : T_ERRORTYPE := none;
  errorpos : INTEGER := -1 );
```

DMA_setup

The “DMA_setup” procedure writes information defined in the procedural call to the DMA registers and initiates a DMA transfer. “Slot” is the slot # of the DMA/Master that executes the transfer. “Slot_info” is used to inform the procedure where the DMA registers are located (configuration space, I/O space, or back-end). “Pciaddr” is the byte address on the PCI bus for the transfer and is written into the PCI Address Register. “Ramaddr” is the back-end byte address. “Cyc_type” defines the type of cycle to be either configuration (“config”), I/O, (io), memory (memory), or interrupt acknowledge (“int_ack”). Count defines the number of DWORDs to be transferred. “Direct” defines the direction of the transfer. A DMA read is defined to be “PCI_SRAM” and a DMA write is defined to be “SRAM_PCI”. “Length” is optional and is used to define the maximum burst-length bits in the DMA control register. “Errortype” and “errorpos” are both optional.

```
procedure dma_setup ( slot : integer range 1 to 7;  
slot_info : T_SLOT_INFO_ARRAY;  
pciaddr : integer;  
ramaddr : integer;  
cyc_type : T_MASTER_CYC;  
count : integer range 0 to 1023;  
direct : T_DMADIRECTION;  
signal control : out T_MCFG_CONTROL;  
signal status : in T_MCFG_STATUS;  
length : integer := 0;  
errortype : T_ERRORTYPE := none;  
errorpos : INTEGER := -1);
```

Read_DMA_status

The “read_DMA_status” procedure reads the contents of the DMA registers and stores the value in the “dma” record. “Slot” defines which slot to read from. “Slot_info” defines the location of the DMA registers (configuration, I/O, or back-end). “Errortype” and “errorpos” are optional.

```
procedure read_dma_status( dma : out T_DMA_RECORD;  
slot : integer range 1 to 7;  
slot_info : T_SLOT_INFO_ARRAY;
```

```

signal control : out T_MCFG_CONTROL;
signal status : in  T_MCFG_STATUS;
errortype : T_ERRORTYPE := none;
errorpos : INTEGER := -1);

```

Check_DMA_status

The “check_dma_status” procedure checks the information stored in the dma record to determine if the DMA transfer completed correctly. For normal transfers, the “discon” variable should be set to false. If you anticipate that the DMA will not complete correctly because of a target or master abort, then “discon” should be set to true. If an incorrect termination occurs, then the procedure prints the “pciaddr,” “ramaddr,” and “count” values to the standard output device.

```

procedure check_dma_status ( errors : inout INTEGER;
dma : T_DMA_RECORD;
pciaddr : INTEGER;
ramaddr : INTEGER;
count : INTEGER := 0;
discon : BOOLEAN := FALSE );

```

Compare_data

The “compare_data” procedure compares two DWORD_ARRAYs (“exp” and “got”) and reports any mismatches to the standard output device.

```

procedure compare_data ( errors : inout integer;
msg : STRING;
exp : DWORD_ARRAY;
got : DWORD_ARRAY );

```

Print_DMA_status

The “print_dma_status” procedure prints the information stored in the dma record to the standard output device.

```

procedure print_dma_status ( slot : INTEGER;
dma : T_DMA_RECORD );

```

Init_data

This function creates a `DWORD_ARRAY` of sequential data. The start address of the sequence is a type string that should be hex characters (0-9, A-F). The size of the array is defined by `size`.

```
function init_data( seed : STRING; size : INTEGER) return
  DWORD_ARRAY;
```

loread_cycle

This reads data from I/O space. “`Ioread_cycle`” executes an I/O read command (“0010”) on the PCI bus and read the number of `DWORD`s defined by “`burst`” beginning with the PCI address defined by “`addr`”. The read data is stored in the “`dword_array`” “`data`.” “`Tlatency`,” “`ilatency`,” “`errortype`,” and “`errorpos`” are optional in this procedural call.

```
procedure ioread_cycle ( addr : in integer;
  burst : in integer range 0 to 511;
  data : out dword_array;
  signal control : out T_MCFG_CONTROL;
  signal status : in T_MCFG_STATUS;
  tlatency : in INTEGER := DEF_TLATENCY;
  ilatency : in INTEGER := DEF_ILATENCY;
  errortype : T_ERRORTYPE := none;
  errorpos : INTEGER := -1);
```

lowrite_cycle

This writes data to I/O space. “`Iowrite_cycle`” executes an I/O write command (“0011”) on the PCI bus and writes the data stored in the “`dword_array`” “`data`” to the PCI address defined by “`addr`.” The length of the write in `DWORD`s is defined by the integer “`burst`.” “`Tlatency`,” “`ilatency`,” “`errortype`,” and “`errorpos`” are optional in this procedural call.

```
procedure iowrite_cycle ( addr : integer;
  burst : integer range 0 to 511;
  data : dword_array;
  signal control: out T_MCFG_CONTROL;
  signal status : in T_MCFG_STATUS;
  tlatency : in INTEGER := DEF_TLATENCY;
```

```

ilatenency : in  INTEGER := DEF_ILATENCY;
errortype  : T_ERRORTYPE := none;
errorpos   : INTEGER := -1);

```

Read_cycle

This reads data from memory space. “Read_cycle” executes a memory read command (“0110”) on the PCI bus and reads the number of DWORDs defined by “burst” beginning with the PCI address defined by “addr”. The read data is stored in the “dword_array” “data.” “Tlatency,” “ilatenency,” “errortype,” and “errorpos” are optional in this procedural call.

```

procedure read_cycle ( addr  : in  integer;
burst  : in  integer range 0 to 511;
data   : out dword_array;
signal control : out T_MCFG_CONTROL;
signal status  : in  T_MCFG_STATUS;
tlatency : in  INTEGER := DEF_TLATENCY;
ilatenency : in  INTEGER := DEF_ILATENCY;
errortype  : T_ERRORTYPE := none;
errorpos   : INTEGER := -1);

```

Write_cycle

This writes data to memory space. “Write_cycle” executes a memory write command (“0111”) on the PCI bus and writes the data stored in the “dword_array” “data” to the PCI address defined by “addr.” The length of the write in DWORDs is defined by the integer “burst.” “Tlatency,” “ilatenency,” “errortype,” and “errorpos” are optional in this procedural call.

```

procedure write_cycle ( addr  : integer;
burst  : integer range 0 to 511;
data   : dword_array;
signal control : out T_MCFG_CONTROL;
signal status  : in  T_MCFG_STATUS;
tlatency : in  INTEGER := DEF_TLATENCY;
ilatenency : in  INTEGER := DEF_ILATENCY;
errortype  : T_ERRORTYPE := none;

```

```
errorpos : INTEGER := -1);
```

Defined Types

The following information defines the various types used by the test bench. These definitions are for reference only.

Data Types

- type **T_ABORT_TYPE** is (retry, abort);
- subtype **BYTE** is “std_logic_vector (7 downto 0)”;
- type **BYTE_ARRAY** is array (INTEGER range <>) of BYTE;
- type **BOOLEAN_VECTOR** is array (INTEGER range <>) of BOOLEAN;
- type **DMA_REG** is (NONE, IO, CONFIG, BACKEND);
- subtype **DWORD** is “std_logic_vector (31 downto 0)”;
- type **DWORD_ARRAY** is array (INTEGER range <>) of DWORD;
- type **FUNCTION_TYPE** is (TARGET,TDMA);
- type **INTEGER_ARRAY** is array (INTEGER range <>) of INTEGER;
- type **IO_OR_MEM** is (IO, MEMORY, NONE);
- subtype **NIBBLE** is “std_logic_vector (3 downto 0)”;
- type **T_PCI_COMMAND** is (IACK,SPECIAL, IOREAD, IOWRITE, MEMREAD, MEMWRITE, CFGREAD, CFGWRITE, MRDMULT, DUALADDR, MRDLIN, MEMWINVAL, RESERVED, UNKNOWN);
- subtype **WORD** is “std_logic_vector (15 downto 0)”;
- type **WORD_ARRAY** is array (INTEGER range <>) of WORD;

Record Types

- type **T_ARB_CONTROL** is

```
record
    max_time : INTEGER;
    backtoback : BOOLEAN;
```

```
end record;
```

- type **T_BE_CONTROL** is

```
record
LATENCY : INTEGER range -23 to 23;
SET_BUSY : INTEGER range -1 to 31;
SET_ERROR : INTEGER range -1 to 31;
SET_FATAL_ERROR : INTEGER range -1 to 31;
BUSY_CYCLE : INTEGER range -1 to 31;
ARB_LENGTH : INTEGER range -1 to 256;
ARB_WAIT : INTEGER range -1 to 256;
ARB_INIT : BOOLEAN;
SET_INTERRUPT : BOOLEAN;
MASTER_LOAD : BOOLEAN;
MASTER_READ : BOOLEAN;
MASTER_DATA : DWORD_ARRAY (0 to 3);
end record;
```

- type **T_BE_CONTROL_ARRAY** is array (INTEGER range <>) of “T_BE_CONTROL” ;

- type **T_BE_STATUS** is

```
record
RETRY : BOOLEAN;
LAST_ADDRESS : INTEGER;
DATA : DWORD_ARRAY (0 to 3);
MASTER_READ_DONE : BOOLEAN;
MASTER_LOAD_DONE : BOOLEAN;
end record;
```

- type **T_BE_STATUS_ARRAY** is array (INTEGER range <>) of “T_BE_STATUS” ;

- type **t_CONFIGURATION** is

```
record
DeviceID : WORD;
VendorID : WORD;
Status : WORD;
Command : WORD;
```

```
ClassCode : STD_LOGIC_VECTOR(23 downto 0);
RevisionId : BYTE;
BIST : BYTE;
HeadType : BYTE;
Latentime : BYTE;
CacheSize : BYTE;
BaseAddress: DWORD_ARRAY( 1 to 6);
CardBusPtr : DWORD;
SubSysID : WORD;
SubSysVID : WORD;
ExpanROM : DWORD;
CapPtr : DWORD;
Reserved2 : DWORD;
MaxLatency : BYTE;
MinGrant : BYTE;
IntPin : BYTE;
Intline : BYTE;
end record;
```

- type **T_DMADIRECTION** is (SRAM_PCI , PCI_SRAM);
- type **T_DMA_RECORD** is

```
record
PCI_ADDRESS : INTEGER;
RAM_ADDRESS : INTEGER;
WAIT_STATE : BOOLEAN;
DIRECTION : T_DMADIRECTION;
CONFIG_CYC : BOOLEAN;
INT_ACK_CYC : BOOLEAN;
IO_CYC : BOOLEAN;
COUNT : INTEGER range 0 to 1023;
ENABLE : BOOLEAN;
ABORT : BOOLEAN;
CLEARDONE : BOOLEAN;
INT_ENABLE : BOOLEAN;
INT_ACTIVE : BOOLEAN;
EINT_ENABLE : BOOLEAN;
```

```

EINT_ACTIVE : BOOLEAN;
CYCLE64 : BOOLEAN;
ERROR : BOOLEAN;
DONE : BOOLEAN;
REQUEST : BOOLEAN;
BURST_LENGTH : INTEGER range 0 to 64;
end record;

```

- type **T_ERRORTYPE** is (none, par_addr, par_data, tbusy, tferror, terror, tbusy_cycle, addr_cache, addr_01,addr_11, backtobackWR, backtobackWW, no_devsel, maskerror);
- type **T_MASTER_CYC** is (memory, config, io, int_ack);
- type **T_MCFG_CONTROL** is

```

record
START : BOOLEAN;
WORDS : NATURAL range 0 to 511;
CYCLE_TYPE : T_PCI_COMMAND;
ADDRESS : INTEGER;
DATA : DWORD_ARRAY ( 0 to 511);
BYTES : STD_LOGIC_VECTOR( 3 downto 0);
ERRORTYPE : T_ERRORTYPE;
ERRORPOS : INTEGER;
LATENCY : INTEGER;
MON_CONTROL : T_MON_CONTROL;
ARB_CONTROL : T_ARB_CONTROL;
BE_CONTROL : T_BE_CONTROL_ARRAY ( 2 to 6);
end record;

```

- type **T_MCFG_STATUS** is

```

record
CLK : STD_LOGIC;
BUSY : BOOLEAN;
DATA : DWORD_ARRAY ( 0 to 511);
PERR : BOOLEAN;
ECYCLE : INTEGER;
DEVSEL : INTEGER;

```

```
STOP : BOOLEAN;
TABORT : BOOLEAN;
RETRY : BOOLEAN;
SERR : BOOLEAN;
LASTADDR : INTEGER;
INTERRUPT : BOOLEAN;
NO_DEVSEL : BOOLEAN;
FRAME_ON : INTEGER;
BUS_DRIVEN : BOOLEAN;
BEND : T_BE_STATUS_ARRAY ( 2 to 6);
MASTER_ACTIVE : BOOLEAN;
end record;
```

- type **T_MON_CONTROL** is

```
record
TRACE_ENABLE : BOOLEAN;
PAR_CHK_ENABLE : BOOLEAN;
end record;
```

- type **T_SLOT_INFO** is

```
record
PRESENT : BOOLEAN;
CAP_LIST : BOOLEAN;
MHZ66 : BOOLEAN;
PCI_FUNCTION : FUNCTION_TYPE;
DMA_COUNT : BOOLEAN;
BAR0 : IO_OR_MEM;
BAR1 : IO_OR_MEM;
BAR2 : IO_OR_MEM;
BAR0_ADDR : DWORD;
BAR1_ADDR : DWORD;
BAR2_ADDR : DWORD;
BAR0_INTEGER : INTEGER;
BAR1_INTEGER : INTEGER;
BAR2_INTEGER : INTEGER;
DMA_LOC : DMA_REG;
end record;
```

- type **T_SLOT_INFO_ARRAY** is array (1 to 8) of “T_SLOT_INFO”;

Product Support

Actel backs its products with various support services including Customer Service, a Customer Applications Center, a web site, an FTP site, electronic mail, and worldwide sales offices. This appendix contains information about contacting Actel and using these support services.

Actel U.S. Toll-Free Line

Use the Actel toll-free line to contact Actel for sales information, technical support, requests for literature about Actel and Actel products, Customer Service, investor information, and using the Action Facts service.

The Actel toll-free line is (888) 99-ACTEL.

Customer Service

Contact Customer Service for nontechnical product support, such as product pricing, product upgrades, update information, order status, and authorization.

From Northeast and North Central U.S.A., call (408) 522-4480.

From Southeast and Southwest U.S.A., call (408) 522-4480.

From South Central U.S.A., call (408) 522-4434.

From Northwest U.S.A., call (408) 522-4434.

From Canada, call (408) 522-4480.

From Europe, call (408) 522-4252 or +44 (0) 1256 305600.

From Japan, call (408) 522-4743.

From the rest of the world, call (408) 522-4743.

Fax, from anywhere in the world (408) 522-8044.

Customer Applications Center

Actel staffs its Customer Applications Center with highly skilled engineers who can help answer your hardware, software, and design questions. The Applications Center spends a great deal of time creating application notes and answers to FAQs. So, before you contact us, please visit our online resources. It is very likely we have already answered your question(s).

Guru Automated Technical Support

Guru is a web-based automated technical support system accessible through the Actel home page (<http://www.actel.com/guru/>). Guru provides answers to technical questions about Actel products. Many answers include diagrams, illustrations, and links to other resources on the Actel web site. Guru is available 24 hours a day, seven days a week.

Web Site

Actel has a World Wide Web home page where you can browse a variety of technical and nontechnical information. Use a Net browser (Netscape recommended) to access Actel's home page.

The URL is <http://www.actel.com>. You are welcome to share the resources provided on the Internet.

Be sure to visit the "Actel User Area" on our web site, which contains information regarding products, technical services, current manuals, and release notes.

FTP Site

Actel has an anonymous FTP site located at <ftp://ftp.actel.com>. Here you can obtain library updates, software patches, design files, and data sheets.

Contacting the Customer Applications Center

Highly skilled engineers staff the Customer Applications Center from 7:30 A.M. to 5:00 P.M., Pacific Time, Monday through Friday. Several ways of contacting the Center follow:

Electronic Mail

You can communicate your technical questions to our e-mail address and receive answers back by e-mail, fax, or phone. Also, if you have design problems, you can e-mail your design files to receive assistance. We constantly monitor the e-mail account throughout the day. When sending your request to us, please be sure to include your full name, company name, and your contact information for efficient processing of your request.

The technical support e-mail address is **tech@actel.com**.

Telephone

Our Technical Message Center answers all calls. The center retrieves information, such as your name, company name, phone number and your question, and then issues a case number. The Center then forwards the information to a queue where the first available application engineer receives the data and returns your call. The phone hours are from 7:30 A.M. to 5:00 A.M., Pacific Time, Monday through Friday.

The Customer Applications Center number is (800) 262-1060.

European customers can call +44 (0) 1256 305600.

Worldwide Sales Offices

Headquarters

Actel Corporation
955 East Arques Avenue
Sunnyvale, California 94086
Toll Free: 888.99.ACTEL

Tel: 408.739.1010
Fax: 408.739.1540

US Sales Offices

California

Bay Area
Tel: 408.328.2200
Fax: 408.328.2358

Irvine
Tel: 949.727.0470
Fax: 949.727.0476

San Diego
Tel: 619.938.9860
Fax: 619.938.9887

Thousand Oaks
Tel: 805.375.5769
Fax: 805.375.5749

Colorado

Tel: 303.420.4335
Fax: 303.420.4336

Florida

Tel: 407.677.6661
Fax: 407.677.1030

Georgia

Tel: 770.831.9090
Fax: 770.831.0055

Illinois

Tel: 847.259.1501
Fax: 847.259.1572

Maryland

Tel: 410.381.3289
Fax: 410.290.3291

Massachusetts

Tel: 978.244.3800
Fax: 978.244.3820

Minnesota

Tel: 612.854.8162
Fax: 612.854.8120

North Carolina

Tel: 919.376.5419
Fax: 919.376.5421

Pennsylvania

Tel: 215.830.1458
Fax: 215.706.0680

Texas

Tel: 972.235.8944
Fax: 972.235.965

International Sales Offices

Canada

Suite 203
135 Michael Cowpland Dr,
Kanata, Ontario K2M 2E9

Tel: 613.591.2074
Fax: 613.591.0348

France

361 Avenue General de Gaulle
92147 Clamart Cedex

Tel: +33 (0)1.40.83.11.00
Fax: +33 (0)1.40.94.11.04

Germany

Bahnhofstrasse 15
85375 Neufahrn

Tel: +49 (0)8165.9584.0
Fax: +49 (0)8165.9584.1

Hong Kong

Suite 2206,
Parkside Pacific Place,
88 Queensway

Tel: +011.852.2877.6226
Fax: +011.852.2918.9693

Italy

Via Giovanni da Udine No. 34
20156 Milano

Tel: +39 (0)2.3809.3259
Fax: +39 (0)2.3809.3260

Japan

EXOS Ebisu Building 4F
1-24-14 Ebisu Shibuya-ku
Tokyo 150

Tel: +81 (0)3.3445.7671
Fax: +81 (0)3.3445.7668

Korea

135-090, 18th Floor,
Kyoung Am Building
157-27 Samsung-dong
Kangnam-ku, Seoul

Tel: +82 (0)2.555.7425
Fax: +82 (0)2.555.5779

Taiwan

4F-3, No. 75, Sec. 1,
Hsin-Tai-Wu Road,
Hsi-chih, Taipei, 221

Tel: +886 (0)2.698.2525
Fax: +886 (0)2.698.2548

United Kingdom

Daneshill House,
Lutyens Close
Basingstoke,
Hampshire RG24 8AG

Tel: +44 (0)1256.305600
Fax: +44 (0)1256.355420

Index

\$ALSDIR variable xi
<act_fam> variable x

A

Actel
 FTP Site 92
 Manuals xi
 Supported Device Families x
 Web Based Technical Support 92
 Web Site 92
ALLOW_IO_BURST 41
Assigning Pins 56
Assumptions x

B

Back Annotation 57, 58
Behavioral Simulation 32, 43

C

Check_DMA_status 81
Clk-q 62
Command Syntax 79–84
 Check_DMA_status 81
 Compare_data 81
 Config_read 79
 Config_write 79
 DMA_setup 80
 Init_data 82
 Ioread_cycle 82
 Iowrite_cycle 82
 Print_DMA_status 81
 Read_cycle 83
 Read_DMA_status 80
 Write_cycle 83
Compare_data 81
Compiling

 Design 55
 VITAL VHDL Library 43
Config_read 79
Config_write 79
Configuration Register 38
Constant
 ALLOW_IO_BURST 41
 USER_DEVICE_ID 38
 USER_REV_ID 38
 USER_VENDOR_ID 38
Constraints
 Designer 57
 Synthesis 49
Contacting Actel
 Customer Service 91
 Electronic Mail 93
 Technical Support 92
 Toll-Free 91
 Web Based Technical Support 92
Conventions x
 \$ALSDIR variable xi
 <act_fam> variable x
Creating a New Test 77
Customer Service 91
Customizing 32
 Configuration Register 38
 Files 37
 Memory Address Space 39

D

Data Generation and Checking 73
Data Types 84
Defined Types 84–89
 Data Types 84
 Record Types 84
Design Flow 32–33

- Behavioral Simulation 32
- Customizing 32
- Design Layout 33
- Static Timing Analysis 33
- Synthesis 33
- Timing Simulation 33
- Design Layout 33, 55–58
 - Standard 57
 - Timing Driven 57
- Designer
 - Constraints 57
 - DT Analyze 33
 - DTEdit 57
 - GENERIC Option 33, 55
 - Static Timing Analysis 33
 - Verilog Option 33, 55
 - VHDL Option 33, 55
- Device Families x
- Directory Structure 22
- DMA Commands 72
- DMA_setup 80
- Document
 - Assumptions x
 - Conventions x
 - Organization ix
- DT Layout 57

E

- EDIF Netlist 33
- Electronic Mail 93
- Extracting Timing information 57, 58

F

- File Organization 22

G

- Gate-Level Netlist 33
- Generating
 - EDIF Netlist 33
 - Gate-Level Netlist 33
- GENERIC Option 33, 55

I

- Init_data 82
- Internal Delays 61
- Ioread_cycle 82
- Iowrite_cycle 82

L

- Layout 33, 55–58
 - Standard 57
 - Timing Driven 57

M

- Memory Address Space 39

N

- Netlist Generation
 - EDIF 33
 - Gate-Level 33

O

- Option 33, 55
- Organization, File 22
- Output Delays 62

P

- Parameter. *See Constant*
- PCI Transfer Commands 71
- Pinouts 56

Pins, Assigning 56
 Place and Route 55–58
 Print_DMA_status 81
 Procedural, Test Bench 67
 Product Support 91–94
 Customer Applications Center 92
 Customer Service 91
 Electronic Mail 93
 FTP Site 92
 Technical Support 92
 Toll-Free Line 91
 Web Site 92

R

Read_cycle 83
 Read_DMA_status 80
 Recommended Pinouts 56
 Record Types 84
 Related Manuals xi
 Required Software 31

S

Setup Times 61, 63, 64
 Simulation
 Behavioral 32
 Post-Synthesis 33
 Timing 33
 Slot_info Record 73
 Software Requirements 31
 Standard Layout 57
 Static Timing Analysis 33, 61–62
 Verifying Internal Delays 61
 Verifying Output Delays 62
 Verifying Setup Times 61, 63, 64
 Status Record 75
 Supported Device Families x

Synthesis 33, 49–53, ??–54
 Constraints 49
 Guidelines 49
 Synplify 52, 53, 54
 System Information 73
 System Master Control 75

T

Target 28
 Target+DMA 20, 27
 Target+Master 22
 Technical Support 92
 Test Bench 65–89
 Back-End Control Signals 76
 Build Tests 71
 Command Syntax 79
 Creating a New Test 77
 Data Generation and Checking 73
 DMA Commands 72
 Errortype Control Signals 76
 Hierarchy 65
 PCI Transfer Commands 71
 Procedural 67
 Procedures 71
 Slot_info Record 73
 Status Record 75
 System Information 73
 System Master Control 75
 System32.vhd, Modifying 77
 System64.vhd, Modifying 77
 Testing a PCI Macro 76
 Tests, User Defined 69
 User Defined Tests 69
 Test Bench Description 20
 Testing a PCI Macro 76
 Timing Analysis 33

Timing Driven Layout 57
Timing Information 57, 58
Timing Simulation 33
Toll-Free Line 91

U

Unit Delays 32
USER_DEVICE_ID 38
USER_REV_ID 38
USER_VENDOR_ID 38

V

variables
 \$ALSDIR xi
 <act_fam> x
Verifying
 Clk-q 62
 Internal Delays 61
 Output Delays 62
 Setup Times 61, 63, 64
Verilog Option 33, 55
VHDL Library 43
VHDL Option 33, 55
VITAL Library 43

W

Web Based Technical Support 92
Write_cycle 83